Category:Abhishek A. Sharma of Portland OR (US)
Abhishek A. Sharma of Portland OR (US)
Executive Summary
Abhishek A. Sharma of Portland OR (US) is an inventor who has filed 7 patents. Their primary areas of innovation include SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (4 patents), SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (3 patents), SEMICONDUCTOR DEVICES NOT COVERED BY CLASS (3 patents), and they have worked with companies such as Intel Corporation (7 patents). Their most frequent collaborators include (7 collaborations), (5 collaborations), (4 collaborations).
Patent Filing Activity
Error creating thumbnail: File missing
_Monthly_Patent_Applications.png){kind=link}
Technology Areas
Error creating thumbnail: File missing
_Top_Technology_Areas.png){kind=link}
List of Technology Areas
- H01L24/08 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 4 patents
- H01L25/0652 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 3 patents
- H01L2224/08145 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 3 patents
- H01L23/49822 ({Multilayer substrates (multilayer metallisation on monolayer substrate): 2 patents
- H01L25/0655 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
- H01L2224/08137 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
- H01L24/16 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
- H01L2224/16227 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 2 patents
- H10B12/20 (ELECTRONIC MEMORY DEVICES): 1 patents
- H01L23/5283 ({Geometry or} layout of the interconnection structure {(): 1 patents
- H01L29/0665 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L29/42392 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L29/775 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L29/7841 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L29/78696 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- G02B6/42 (Coupling light guides with opto-electronic elements): 1 patents
- G02B6/12002 (of the integrated circuit kind (electric integrated circuits): 1 patents
- G02B6/12004 (of the integrated circuit kind (electric integrated circuits): 1 patents
- H10B41/00 (Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates): 1 patents
- G02B2006/12142 (OPTICAL ELEMENTS, SYSTEMS OR APPARATUS): 1 patents
- G02B6/13 (OPTICAL ELEMENTS, SYSTEMS OR APPARATUS): 1 patents
- H01L25/167 (the devices being of types provided for in two or more different main groups of groups): 1 patents
- H01L23/473 (by flowing liquids {(): 1 patents
- H01L23/49838 (Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers (shape of the substrate): 1 patents
- H01L24/24 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L2224/08165 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L2224/24051 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L2224/24137 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L2924/01029 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L2924/1431 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L2924/1435 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L23/528 ({Geometry or} layout of the interconnection structure {(): 1 patents
- H10B80/00 (Assemblies of multiple devices comprising at least one memory device covered by this subclass): 1 patents
- H01L2224/08121 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L2224/08225 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L2224/16238 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L2924/1205 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L23/5226 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- H01L2224/16145 (SEMICONDUCTOR DEVICES NOT COVERED BY CLASS): 1 patents
- G11C5/063 (STATIC STORES (semiconductor memory devices): 1 patents
- G11C11/4091 (Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating): 1 patents
- G11C11/419 (forming {static} cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger): 1 patents
Companies
_Top_Companies.png)
List of Companies
- Intel Corporation: 7 patents
Collaborators
- Wilfred Gomes of Portland OR (US) (7 collaborations)
- Sagar Suthram of Portland OR (US) (5 collaborations)
- Debendra Mallik of Chandler AZ (US) (4 collaborations)
- Pushkar Sharad Ranade of San Jose CA (US) (4 collaborations)
- Nitin A. Deshpande of Chandler AZ (US) (4 collaborations)
- Ravindranath Vithal Mahajan of Chandler AZ (US) (4 collaborations)
- Tahir Ghani of Portland OR (US) (2 collaborations)
- Anand S. Murthy of Portland OR (US) (2 collaborations)
- Mauro J. Kobrinsky of Portland OR (US) (1 collaborations)
- Joshua Fryman of Corvallis OR (US) (1 collaborations)
- Stephen Morein of San Jose CA (US) (1 collaborations)
- Matthew Adiletta of Bolton MA (US) (1 collaborations)
- Michael Crocker of Portland OR (US) (1 collaborations)
- Aaron Gorius of Upton MA (US) (1 collaborations)
- Juan G. Alzate-Vinasco of Tigard OR (US) (1 collaborations)
- Fatih Hamzaoglu of Portland OR (US) (1 collaborations)
- Van H. Le of Beaverton OR (US) (1 collaborations)
Subcategories
This category has the following 5 subcategories, out of 5 total.
A
D
N
S
W
Pages in category "Abhishek A. Sharma of Portland OR (US)"
The following 13 pages are in this category, out of 13 total.
1
- 18312847. STATIC RANDOM-ACCESS MEMORY DEVICES WITH ANGLED TRANSISTORS simplified abstract (Intel Corporation)
- 18314862. LOGIC CIRCUITS USING VERTICAL TRANSISTORS WITH BACKSIDE SOURCE OR DRAIN REGIONS simplified abstract (Intel Corporation)
- 18314875. INTEGRATED CIRCUIT DEVICES WITH ANGLED TRANSISTORS AND ANGLED ROUTING TRACKS simplified abstract (Intel Corporation)
- 18341852. THREE-DIMENSIONAL FLOATING BODY MEMORY (Intel Corporation)
I
- Intel corporation (20240105852). TOP-GATE DOPED THIN FILM TRANSISTOR simplified abstract
- Intel corporation (20240429162). INTEGRATED CIRCUIT DEVICES WITH CONDUCTIVE LINES EXTENDING OVER SCRIBE LINES
- Intel corporation (20240429164). INTEGRATED CIRCUIT DEVICES WITH FLIPPED STAIRCASE INTERCONNECT STRUCTURES
- Intel corporation (20240431092). MEMORY CELL WITH TRANSISTOR HAVING INCREASED LEAKAGE CURRENT
- Intel corporation (20240431117). MEMORY WITH ONE ACCESS TRANSISTOR COUPLED TO MULTIPLE CAPACITORS
- Intel corporation (20250062278). PACKAGE ARCHITECTURES HAVING VERTICALLY STACKED DIES WITH SOLDER INTERCONNECTS
- Intel corporation (20250079263). PACKAGE ARCHITECTURES HAVING VERTICALLY STACKED DIES WITH A COOLING MICROCHANNEL
- Intel corporation (20250079398). PACKAGE ARCHITECTURES HAVING VERTICALLY STACKED DIES AND VOLTAGE REGULATORS
- Intel corporation (20250079399). PACKAGE ARCHITECTURES HAVING VERTICALLY STACKED DIES AS A SOLID STATE BATTERY
Categories:
- Wilfred Gomes of Portland OR (US)
- Sagar Suthram of Portland OR (US)
- Debendra Mallik of Chandler AZ (US)
- Pushkar Sharad Ranade of San Jose CA (US)
- Nitin A. Deshpande of Chandler AZ (US)
- Ravindranath Vithal Mahajan of Chandler AZ (US)
- Tahir Ghani of Portland OR (US)
- Anand S. Murthy of Portland OR (US)
- Mauro J. Kobrinsky of Portland OR (US)
- Joshua Fryman of Corvallis OR (US)
- Stephen Morein of San Jose CA (US)
- Matthew Adiletta of Bolton MA (US)
- Michael Crocker of Portland OR (US)
- Aaron Gorius of Upton MA (US)
- Juan G. Alzate-Vinasco of Tigard OR (US)
- Fatih Hamzaoglu of Portland OR (US)
- Van H. Le of Beaverton OR (US)
- Abhishek A. Sharma of Portland OR (US)
- Inventors
- Inventors filing patents with Intel Corporation