There is currently no text in this page. You can search for this page title in other pages, or search the related logs, but you do not have permission to create this page.
Category:G06F12/121
Subcategories
This category has the following 6 subcategories, out of 6 total.
A
J
N
P
R
Pages in category "G06F12/121"
The following 38 pages are in this category, out of 38 total.
1
- 17932326. VIRTUAL MACHINE FAILOVER WITH DISAGGREGATED SHARED MEMORY simplified abstract (International Business Machines Corporation)
- 18148994. LOCALLY BIASED CACHE REPLACEMENT FOR CLUSTERED CACHE ARCHITECTURE simplified abstract (Intel Corporation)
- 18442660. METHODS AND APPARATUS TO FACILITATE ATOMIC OPERATIONS IN VICTIM CACHE simplified abstract (TEXAS INSTRUMENTS INCORPORATED)
- 18475104. MICROARCHITECTURE AND INSTRUCTION SET ARCHITECTURE EXTENSIONS FOR EFFICIENT ISO-AREA VICTIM BUFFERING THROUGH TRANSLATION LOOKASIDE BUFFER PARTITIONING (Intel Corporation)
- 18524982. DATA STORAGE IN NON-INCLUSIVE CACHE simplified abstract (SiFive, Inc.)
- 18583341. Packet Cache System and Method simplified abstract (Google LLC)
- 18584151. METHODS AND APPARATUS TO REDUCE READ-MODIFY-WRITE CYCLES FOR NON-ALIGNED WRITES simplified abstract (Texas Instruments Incorporated)
- 18654035. PIPELINE ARBITRATION simplified abstract (Texas Instruments Incorporated)
- 18659407. VICTIM CACHE WITH WRITE MISS MERGING simplified abstract (Texas Instruments Incorporated)
- 18818738. METHODS AND APPARATUS FOR EVICTION IN DUAL DATAPATH VICTIM CACHE SYSTEM (TEXAS INSTRUMENTS INCORPORATED)
- 18966252. METHODS AND APPARATUS TO REDUCE BANK PRESSURE USING AGGRESSIVE WRITE MERGING (Texas Instruments Incorporated)
- 18966268. FULLY PIPELINED READ-MODIFY-WRITE SUPPORT (Texas Instruments Incorporated)
- 19004607. AGGRESSIVE WRITE FLUSH SCHEME FOR A VICTIM CACHE (TEXAS INSTRUMENTS INCORPORATED)
G
I
- Intel corporation (20240220420). LOCALLY BIASED CACHE REPLACEMENT FOR CLUSTERED CACHE ARCHITECTURE simplified abstract
- Intel corporation (20250103509). MICROARCHITECTURE AND INSTRUCTION SET ARCHITECTURE EXTENSIONS FOR EFFICIENT ISO-AREA VICTIM BUFFERING THROUGH TRANSLATION LOOKASIDE BUFFER PARTITIONING
- Intel Corporation patent applications on July 4th, 2024
- Intel Corporation patent applications on March 27th, 2025
- International business machines corporation (20240095186). VIRTUAL MACHINE FAILOVER WITH DISAGGREGATED SHARED MEMORY simplified abstract
- International business machines corporation (20240256447). MAINTAINING CACHE VALIDITY
- International business machines corporation (20240256447). MAINTAINING CACHE VALIDITY simplified abstract
- INTERNATIONAL BUSINESS MACHINES CORPORATION patent applications on August 1st, 2024
- International Business Machines Corporation patent applications on March 21st, 2024
T
- Texas instruments incorporated (20240281278). PIPELINE ARBITRATION simplified abstract
- Texas instruments incorporated (20240296129). VICTIM CACHE WITH WRITE MISS MERGING simplified abstract
- Texas instruments incorporated (20240345868). PSEUDO-RANDOM WAY SELECTION simplified abstract
- Texas instruments incorporated (20250094358). METHODS AND APPARATUS TO REDUCE BANK PRESSURE USING AGGRESSIVE WRITE MERGING
- Texas instruments incorporated (20250094359). FULLY PIPELINED READ-MODIFY-WRITE SUPPORT
- Texas instruments incorporated (20250139019). AGGRESSIVE WRITE FLUSH SCHEME FOR A VICTIM CACHE
- Texas Instruments Incorporated patent applications on August 22nd, 2024
- TEXAS INSTRUMENTS INCORPORATED patent applications on January 23rd, 2025
- Texas Instruments Incorporated patent applications on January 30th, 2025
- Texas Instruments Incorporated patent applications on March 20th, 2025
- TEXAS INSTRUMENTS INCORPORATED patent applications on May 1st, 2025
- TEXAS INSTRUMENTS INCORPORATED patent applications on October 17th, 2024
- Texas Instruments Incorporated patent applications on September 5th, 2024