There is currently no text in this page. You can search for this page title in other pages, or search the related logs, but you do not have permission to create this page.
Category:G06F115/02
Subcategories
This category has the following 6 subcategories, out of 6 total.
J
Y
Pages in category "G06F115/02"
The following 16 pages are in this category, out of 16 total.
1
- 18603905. METHOD OF DESIGNING LAYOUT OF SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE LAYOUT DESIGN SYSTEM (SAMSUNG ELECTRONICS CO., LTD.)
- 18675048. VERIFICATION OF HARDWARE DESIGN FOR DATA TRANSFORMATION COMPONENT simplified abstract (Imagination Technologies Limited)
- 18749111. Hybrid Node Chiplet Stacking Design simplified abstract (TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.)
- 18913333. SEMICONDUCTOR INTEGRATED CIRCUIT AND LAYOUT DESIGN METHOD OF THE SAME (Samsung Electronics Co., Ltd.)
A
I
S
- Samsung electronics co., ltd. (20250068822). METHOD OF DESIGNING LAYOUT OF SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE LAYOUT DESIGN SYSTEM
- Samsung electronics co., ltd. (20250124208). SEMICONDUCTOR INTEGRATED CIRCUIT AND LAYOUT DESIGN METHOD OF THE SAME
- Samsung Electronics Co., Ltd. patent applications on April 17th, 2025
- Samsung Electronics Co., Ltd. patent applications on February 27th, 2025
- SAMSUNG ELECTRONICS CO., LTD. patent applications on February 27th, 2025