Category:Xiangang Luo of Fremont CA (US)
Appearance
Xiangang Luo
Xiangang Luo from Fremont CA (US) has applied for patents in technology areas such as G06F11/10 with micron technology, inc..
Patents
Subcategories
This category has the following 2 subcategories, out of 2 total.
M
S
Pages in category "Xiangang Luo of Fremont CA (US)"
The following 12 pages are in this category, out of 12 total.
1
- 18037631. VIRTUAL INDEXING IN A MEMORY DEVICE simplified abstract (Micron Technology, Inc.)
- 18237737. SUPER BLOCK MANAGEMENT FOR EFFICIENT UTILIZATION simplified abstract (Micron Technology, Inc.)
- 18600269. SOURCE ADDRESS MEMORY MANAGMENT simplified abstract (Micron Technology, Inc.)
- 18606670. PROGRAMMING ERASE BLOCKS COUPLED TO A SAME STRING simplified abstract (Micron Technology, Inc.)
- 18616006. VOLTAGE BIN CALIBRATION BASED ON A VOLTAGE DISTRIBUTION REFERENCE VOLTAGE simplified abstract (Micron Technology, Inc.)
- 18669038. DYNAMIC SUPERBLOCK CONSTRUCTION simplified abstract (Micron Technology, Inc.)
- 18890418. REDUNDANT ARRAY MANAGEMENT TECHNIQUES (Micron Technology, Inc.)
M
- Micron technology, inc. (20240231676). VOLTAGE BIN CALIBRATION BASED ON A VOLTAGE DISTRIBUTION REFERENCE VOLTAGE simplified abstract
- Micron technology, inc. (20240311029). DYNAMIC SUPERBLOCK CONSTRUCTION simplified abstract
- Micron technology, inc. (20240311057). PROGRAMMING ERASE BLOCKS COUPLED TO A SAME STRING simplified abstract
- Micron technology, inc. (20240411475). MEMORY SUB-SYSTEM FOR MONITORING MIXED MODE BLOCKS
- Micron technology, inc. (20250086055). REDUNDANT ARRAY MANAGEMENT TECHNIQUES