Jump to content

Category:Naveen Matam of Rancho Cordova CA (US)

From WikiPatents

Naveen Matam

Naveen Matam from Rancho Cordova CA (US) has applied for patents in technology areas such as G06T1/20, G06F13/40 with intel corporation.

Patents

DISAGGREGATION OF SYSTEM-ON-CHIP (SOC) ARCHITECTURE (20250061535)

Subcategories

This category has the following 5 subcategories, out of 5 total.

A

► Abhishek R. Appu of El Dorado Hills CA (US)‎ (8 C, 54 P)
► Altug Koker of El Dorado Hills CA (US)‎ (8 C, 49 P)

J

► Joydeep Ray of Folsom CA (US)‎ (9 C, 68 P)

V

► Varghese George of Folsom CA (US)‎ (8 C, 23 P)
► Vasanth Ranganathan of El Dorado Hills CA (US)‎ (10 C, 45 P)

Pages in category "Naveen Matam of Rancho Cordova CA (US)"

This category contains only the following page.

I

Intel corporation (20250061535). DISAGGREGATION OF SYSTEM-ON-CHIP (SOC) ARCHITECTURE

Retrieved from "http://wikipatents.org/index.php?title=Category:Naveen_Matam_of_Rancho_Cordova_CA_(US)&oldid=340004"

Cookies help us deliver our services. By using our services, you agree to our use of cookies.