Category:Chun Sum Yeung of San Jose CA (US)
Appearance
Chun Sum Yeung
Chun Sum Yeung from San Jose CA (US) has applied for patents in technology areas such as G06F11/10 with micron technology, inc..
Patents
Subcategories
This category has only the following subcategory.
J
Pages in category "Chun Sum Yeung of San Jose CA (US)"
The following 16 pages are in this category, out of 16 total.
1
- 17877240. WORDLINE LEAKAGE TEST MANAGEMENT simplified abstract (Micron Technology, Inc.)
- 17898333. MEMORY BLOCK ERASE PROTOCOL simplified abstract (Micron Technology, Inc.)
- 18037631. VIRTUAL INDEXING IN A MEMORY DEVICE simplified abstract (Micron Technology, Inc.)
- 18237737. SUPER BLOCK MANAGEMENT FOR EFFICIENT UTILIZATION simplified abstract (Micron Technology, Inc.)
- 18426117. HYBRID DYNAMIC WORD LINE START VOLTAGE simplified abstract (Micron Technology, Inc.)
- 18600360. EFFICIENT READ DISTURB SCANNING simplified abstract (Micron Technology, Inc.)
- 18624720. ADAPTIVE BLOCK FAMILY ERROR AVOIDANCE SCAN BASED ON DYNAMIC PAGE ERROR STATISTICS simplified abstract (Micron Technology, Inc.)
- 18748715. WORDLINE LEAKAGE TEST MANAGEMENT simplified abstract (Micron Technology, Inc.)
- 18890418. REDUNDANT ARRAY MANAGEMENT TECHNIQUES (Micron Technology, Inc.)
M
- Micron technology, inc. (20240256142). MANAGING PARTIALLY PROGRAMMED BLOCKS simplified abstract
- Micron technology, inc. (20240282381). HYBRID DYNAMIC WORD LINE START VOLTAGE simplified abstract
- Micron technology, inc. (20240312554). EFFICIENT READ DISTURB SCANNING simplified abstract
- Micron technology, inc. (20240338139). WORDLINE LEAKAGE TEST MANAGEMENT simplified abstract
- Micron technology, inc. (20240339172). ADAPTIVE BLOCK FAMILY ERROR AVOIDANCE SCAN BASED ON DYNAMIC PAGE ERROR STATISTICS simplified abstract
- Micron technology, inc. (20240411475). MEMORY SUB-SYSTEM FOR MONITORING MIXED MODE BLOCKS
- Micron technology, inc. (20250086055). REDUNDANT ARRAY MANAGEMENT TECHNIQUES