US Patent Application 17824695. FSM BASED CLOCK SWITCHING OF ASYNCHRONOUS CLOCKS simplified abstract

From WikiPatents
Jump to navigation Jump to search

FSM BASED CLOCK SWITCHING OF ASYNCHRONOUS CLOCKS

Organization Name

TEXAS INSTRUMENTS INCORPORATED

Inventor(s)

Atul Ramakant Lele of Bangalore (IN)

Dirk Preikszat of Freising (DE)

Gregory North of Austin TX (US)

Robin Osa Hoel of Oslo (NO)

Tarjei Aaberge of Nesoya (NO)

FSM BASED CLOCK SWITCHING OF ASYNCHRONOUS CLOCKS - A simplified explanation of the abstract

This abstract first appeared for US patent application 17824695 titled 'FSM BASED CLOCK SWITCHING OF ASYNCHRONOUS CLOCKS

Simplified Explanation

The patent application describes an apparatus that includes a clock switching circuit coupled to oscillators and circuit units.

  • The clock switching circuit receives frequency signals from the oscillators and provides an uplink primary clock signal and an enable signal to the circuit units.
  • The enable signal is determined synchronously with the uplink primary clock signal.
  • The clock switching circuit also receives a clock frequency request from the circuit units or a clock management circuit.
  • Based on the request, the clock switching circuit provides the uplink primary clock signal using either the first signal or the second signal from the set of frequency signals.


Original Abstract Submitted

Aspects of the disclosure provide for an apparatus. In an example, the apparatus includes a clock switching circuit coupled to oscillators and one or more circuit units. The clock switching circuit is configured to receive, from the oscillators, a set of frequency signals, provide an uplink primary clock signal and an enable signal to the one or more circuit units, the enable signal determined synchronously with the uplink primary clock signal, receive, from the one or more circuit units or a clock management circuit, a clock frequency request, provide the uplink primary clock signal based on a first signal of the set of frequency signals, and according to the clock frequency request, determining whether to continue to provide the uplink primary clock signal based on the first signal or on a second signal of the set of frequency signals.