Micron Technology, Inc. patent applications published on February 1st, 2024
Jump to navigation
Jump to search
Contents
- 1 Patent applications for Micron Technology, Inc. on February 1st, 2024
- 1.1 VARIABLE ROUTING CLAMP (17815337)
- 1.2 VOLTAGE REGULATION SYSTEM (17874867)
- 1.3 MEASURING A TIMING MARGIN OF A MEMORY DEVICE USING AN INTERNAL OSCILLOSCOPE (17877532)
- 1.4 MEMORY DEVICE SENSORS (18379440)
- 1.5 TEMPORAL METRIC DRIVEN MEDIA MANAGEMENT SCHEME (17876355)
- 1.6 WEAR LEVELING FOR NON-VOLATILE MEMORY USING DATA WRITE COUNTERS (18470356)
- 1.7 DATA TRANSMISSION MANAGEMENT (18379343)
- 1.8 INCOMPLETE SUPERBLOCK MANAGEMENT FOR MEMORY SYSTEMS (17875521)
- 1.9 WORDLINE LEAKAGE TEST MANAGEMENT (17877240)
- 1.10 BLOOM FILTER INTEGRATION INTO A CONTROLLER (18227216)
- 1.11 DATA STREAM IDENTIFICATION AND PROCESSING IN DATA STORAGE DEVICE (18468610)
- 1.12 Partial Execution of a Write Command from a Host System (18482675)
- 1.13 ACCESSING DATA USING ERROR CORRECTION OPERATION(S) TO REDUCE LATENCY AT A MEMORY SUB-SYSTEM (17877637)
- 1.14 HARDWARE RESET MANAGEMENT FOR UNIVERSAL FLASH STORAGE (17874952)
- 1.15 MANAGING POWER LOSS IN A MEMORY DEVICE (18378103)
- 1.16 Management of Programming Mode Transitions to Accommodate a Constant Size of Data Transfer between a Host System and a Memory Sub-System (18482644)
- 1.17 SYSTEM FOR PROVIDING ENHANCED VISION TRANSFORMER BLOCKS FOR COMPUTER VISION (18359786)
- 1.18 AUTONOMOUS VEHICLE OBJECT DETECTION (18481732)
- 1.19 MEMORY ROW-HAMMER MITIGATION (17877592)
- 1.20 APPARATUSES AND METHODS FOR GENERATING CLOCK SIGNALS (18353607)
- 1.21 MEMORY WITH PARTIAL ARRAY DENSITY SECURITY, AND ASSOCIATED SYSTEMS, DEVICES, AND METHODS (17877296)
- 1.22 SELECTABLE ROW HAMMER MITIGATION (17973726)
- 1.23 MEMORY CELL READ OPERATION TECHNIQUES (17877613)
- 1.24 RELIABILITY BASED DATA VERIFICATION (17874828)
- 1.25 APPARATUS WITH CIRCUIT MANAGEMENT MECHANISM AND METHODS FOR OPERATING THE SAME (17875827)
- 1.26 PROGRAM REFRESH WITH GATE-INDUCED DRAIN LEAKAGE (18223298)
- 1.27 INDICATING A STATUS OF A MEMORY BUILT-IN SELF-TEST USING A DATA MASK INVERSION BIT (17815742)
- 1.28 VOLTAGE TESTING CIRCUIT WITH ERROR PROTECTION SCHEME (17873869)
- 1.29 PERFORMING SENSE OPERATIONS IN MEMORY (17873991)
- 1.30 ISOLATION REGIONS WITHIN A MEMORY DIE (17815915)
- 1.31 METHODS OF FORMING THE MICROELECTRONIC DEVICES, AND RELATED MICROELECTONIC DEVICES AND ELECTRONIC SYSTEMS (17815359)
- 1.32 SEMICONDUCTOR DEVICE HAVING SHIELD PATTERNS (17815098)
- 1.33 MEMORY DEVICES INCLUDING CONTACT STRUCTURES AND RELATED ELECTRONIC SYSTEMS (18487879)
- 1.34 HYBRID SEMICONDUCTOR DEVICE ASSEMBLY INTERCONNECTION PILLARS AND ASSOCIATED METHODS (17874206)
- 1.35 SEMICONDUCTOR DEVICE ASSEMBLY INTERCONNECTION PILLARS AND ASSOCIATED METHODS (17875778)
- 1.36 MICROELECTRONIC DEVICES, AND METHODS OF FORMING MICROELECTRONIC DEVICES (18478821)
- 1.37 APPARATUS WITH VOLTAGE PROTECTION MECHANISM (18375048)
- 1.38 CONNECTION DESIGNS FOR MEMORY SYSTEMS (17815917)
- 1.39 ENHANCED NEGATIVE ACKNOWLEDGMENT CONTROL FRAME (17815912)
- 1.40 MICROELECTRONIC DEVICES AND ELECTRONIC SYSTEMS (18478031)
- 1.41 ANTIFUSE, APPARATUS, AND METHOD OF FORMING THE SAME (17816628)
- 1.42 LATERAL ETCH STOPS FOR ACCESS LINE FORMATION IN A MEMORY DIE (17876326)
- 1.43 METAL GATE STACKS FOR CMOS SCALING (17878236)
Patent applications for Micron Technology, Inc. on February 1st, 2024
VARIABLE ROUTING CLAMP (17815337)
Main Inventor
Cristofer Anthony FARNETTI
VOLTAGE REGULATION SYSTEM (17874867)
Main Inventor
Leon Zlotnik
MEASURING A TIMING MARGIN OF A MEMORY DEVICE USING AN INTERNAL OSCILLOSCOPE (17877532)
Main Inventor
Brandon Richard Nixon
MEMORY DEVICE SENSORS (18379440)
Main Inventor
Debra M. Bell
TEMPORAL METRIC DRIVEN MEDIA MANAGEMENT SCHEME (17876355)
Main Inventor
Luca Bert
WEAR LEVELING FOR NON-VOLATILE MEMORY USING DATA WRITE COUNTERS (18470356)
Main Inventor
Gil Golov
DATA TRANSMISSION MANAGEMENT (18379343)
Main Inventor
Fatma Arzum Simsek-Ege
INCOMPLETE SUPERBLOCK MANAGEMENT FOR MEMORY SYSTEMS (17875521)
Main Inventor
Tomer Eliash
WORDLINE LEAKAGE TEST MANAGEMENT (17877240)
Main Inventor
Wai Leong Chin
BLOOM FILTER INTEGRATION INTO A CONTROLLER (18227216)
Main Inventor
Edmund J. Gieske
DATA STREAM IDENTIFICATION AND PROCESSING IN DATA STORAGE DEVICE (18468610)
Main Inventor
Alex Frolikov
Partial Execution of a Write Command from a Host System (18482675)
Main Inventor
Sanjay Subbarao
ACCESSING DATA USING ERROR CORRECTION OPERATION(S) TO REDUCE LATENCY AT A MEMORY SUB-SYSTEM (17877637)
Main Inventor
Vamsi Pavan Rayaprolu
HARDWARE RESET MANAGEMENT FOR UNIVERSAL FLASH STORAGE (17874952)
Main Inventor
Luca Porzio
MANAGING POWER LOSS IN A MEMORY DEVICE (18378103)
Main Inventor
Huapeng G. Guan
Management of Programming Mode Transitions to Accommodate a Constant Size of Data Transfer between a Host System and a Memory Sub-System (18482644)
Main Inventor
Sanjay Subbarao
SYSTEM FOR PROVIDING ENHANCED VISION TRANSFORMER BLOCKS FOR COMPUTER VISION (18359786)
Main Inventor
Abhishek Chaurasia
AUTONOMOUS VEHICLE OBJECT DETECTION (18481732)
Main Inventor
Reshmi Basu
MEMORY ROW-HAMMER MITIGATION (17877592)
Main Inventor
Bryan David Kerstetter
APPARATUSES AND METHODS FOR GENERATING CLOCK SIGNALS (18353607)
Main Inventor
Osamu NAGASHIMA
MEMORY WITH PARTIAL ARRAY DENSITY SECURITY, AND ASSOCIATED SYSTEMS, DEVICES, AND METHODS (17877296)
Main Inventor
Michael A. Shore
SELECTABLE ROW HAMMER MITIGATION (17973726)
Main Inventor
Edmund J. Gieske
MEMORY CELL READ OPERATION TECHNIQUES (17877613)
Main Inventor
Riccardo Muzzetto
RELIABILITY BASED DATA VERIFICATION (17874828)
Main Inventor
Yu-Chung Lien
APPARATUS WITH CIRCUIT MANAGEMENT MECHANISM AND METHODS FOR OPERATING THE SAME (17875827)
Main Inventor
Meng Wei
PROGRAM REFRESH WITH GATE-INDUCED DRAIN LEAKAGE (18223298)
Main Inventor
Huai-Yuan Tseng
INDICATING A STATUS OF A MEMORY BUILT-IN SELF-TEST USING A DATA MASK INVERSION BIT (17815742)
Main Inventor
Scott E. SCHAEFER
VOLTAGE TESTING CIRCUIT WITH ERROR PROTECTION SCHEME (17873869)
Main Inventor
Subhasis Sasmal
PERFORMING SENSE OPERATIONS IN MEMORY (17873991)
Main Inventor
Michele Maria Venturini
ISOLATION REGIONS WITHIN A MEMORY DIE (17815915)
Main Inventor
Raja Kumar Varma Manthena
METHODS OF FORMING THE MICROELECTRONIC DEVICES, AND RELATED MICROELECTONIC DEVICES AND ELECTRONIC SYSTEMS (17815359)
Main Inventor
Terrence B. McDaniel
SEMICONDUCTOR DEVICE HAVING SHIELD PATTERNS (17815098)
Main Inventor
Tetsuji Takahashi
MEMORY DEVICES INCLUDING CONTACT STRUCTURES AND RELATED ELECTRONIC SYSTEMS (18487879)
Main Inventor
Fatma Arzum Simsek-Ege
HYBRID SEMICONDUCTOR DEVICE ASSEMBLY INTERCONNECTION PILLARS AND ASSOCIATED METHODS (17874206)
Main Inventor
Faxing Che
SEMICONDUCTOR DEVICE ASSEMBLY INTERCONNECTION PILLARS AND ASSOCIATED METHODS (17875778)
Main Inventor
Andrew M. Bayless
MICROELECTRONIC DEVICES, AND METHODS OF FORMING MICROELECTRONIC DEVICES (18478821)
Main Inventor
Fatma Arzum Simsek-Ege
APPARATUS WITH VOLTAGE PROTECTION MECHANISM (18375048)
Main Inventor
James E. Davis
CONNECTION DESIGNS FOR MEMORY SYSTEMS (17815917)
Main Inventor
Wei Yu
ENHANCED NEGATIVE ACKNOWLEDGMENT CONTROL FRAME (17815912)
Main Inventor
Zhanqiang Su
MICROELECTRONIC DEVICES AND ELECTRONIC SYSTEMS (18478031)
Main Inventor
Fatma Arzum Simsek-Ege
ANTIFUSE, APPARATUS, AND METHOD OF FORMING THE SAME (17816628)
Main Inventor
SOSHI SATO
LATERAL ETCH STOPS FOR ACCESS LINE FORMATION IN A MEMORY DIE (17876326)
Main Inventor
Raja Kumar Varma Manthena
METAL GATE STACKS FOR CMOS SCALING (17878236)
Main Inventor
Pengyuan Zheng
