View source for 18659726. THREE-DIMENSIONAL SEMICONDUCTOR DEVICE (SAMSUNG ELECTRONICS CO., LTD.)

<!-- JSON-LD markup for search engines:
{"@context":"https://schema.org","@type":"TechArticle","headline":"THREE-DIMENSIONAL SEMICONDUCTOR DEVICE","name":"THREE-DIMENSIONAL SEMICONDUCTOR DEVICE","description":"Disclosed is a three-dimensional semiconductor device comprising a substrate including first and second regions, a first active section on the first region and including a first lower channel pattern ...","datePublished":"2024-05-09","mainEntity":{"@type":"Patent","identifier":"18659726","name":"THREE-DIMENSIONAL SEMICONDUCTOR DEVICE","abstract":"Disclosed is a three-dimensional semiconductor device comprising a substrate including first and second regions, a first active section on the first region and including a first lower channel pattern and a first lower source/drain pattern, a second active section on the first active section and including a first upper channel pattern and a first upper source/drain pattern, a third active section on the second region and including a second lower channel pattern and a second lower source/drain pattern, a fourth active section on the third active section and including a second upper channel pattern and a second upper source/drain pattern, and a gate electrode on the first and second lower channel patterns and the first and second upper channel patterns. A first width in a first direction of the first lower channel pattern is greater than a second width in the first direction of the second lower channel pattern.","applicationNumber":"18659726","datePublished":"2024-05-09","inventor":[{"@type":"Person","name":"Jisoo Park"},{"@type":"Person","name":"JUNG HAN LEE"},{"@type":"Person","name":"KWANYOUNG CHUN"},{"@type":"Person","name":"Kwangmuk LEE"}],"applicant":{"@type":"Organization","name":"SAMSUNG ELECTRONICS CO., LTD."},"additionalProperty":[{"@type":"PropertyValue","name":"IPC Classification","value":"H01L27/092"},{"@type":"PropertyValue","name":"IPC Classification","value":"H01L21/822"},{"@type":"PropertyValue","name":"IPC Classification","value":"H01L21/8238"},{"@type":"PropertyValue","name":"IPC Classification","value":"H01L23/528"},{"@type":"PropertyValue","name":"IPC Classification","value":"H01L29/06"},{"@type":"PropertyValue","name":"IPC Classification","value":"H01L29/417"},{"@type":"PropertyValue","name":"IPC Classification","value":"H01L29/423"},{"@type":"PropertyValue","name":"IPC Classification","value":"H01L29/66"},{"@type":"PropertyValue","name":"IPC Classification","value":"H01L29/775"},{"@type":"PropertyValue","name":"IPC Classification","value":"H01L29/786"},{"@type":"PropertyValue","name":"CPC Classification","value":"H10D84/856"}]}}
-->

=THREE-DIMENSIONAL SEMICONDUCTOR DEVICE=


==Organization Name==

[[:Category:SAMSUNG ELECTRONICS CO., LTD.|SAMSUNG ELECTRONICS CO., LTD.]]


[[Category:SAMSUNG ELECTRONICS CO., LTD.]]

==Inventor(s)==

[[:Category:Jisoo Park of Suwon-si KR|Jisoo Park of Suwon-si KR]][[Category:Jisoo Park of Suwon-si KR]]

[[:Category:JUNG HAN Lee of Suwon-si KR|JUNG HAN Lee of Suwon-si KR]][[Category:JUNG HAN Lee of Suwon-si KR]]

[[:Category:KWANYOUNG Chun of Suwon-si KR|KWANYOUNG Chun of Suwon-si KR]][[Category:KWANYOUNG Chun of Suwon-si KR]]

[[:Category:Kwangmuk Lee of Suwon-si KR|Kwangmuk Lee of Suwon-si KR]][[Category:Kwangmuk Lee of Suwon-si KR]]

==THREE-DIMENSIONAL SEMICONDUCTOR DEVICE==


This abstract first appeared for US patent application 18659726 titled 'THREE-DIMENSIONAL SEMICONDUCTOR DEVICE

==Original Abstract Submitted==

Disclosed is a three-dimensional semiconductor device comprising a substrate including first and second regions, a first active section on the first region and including a first lower channel pattern and a first lower source/drain pattern, a second active section on the first active section and including a first upper channel pattern and a first upper source/drain pattern, a third active section on the second region and including a second lower channel pattern and a second lower source/drain pattern, a fourth active section on the third active section and including a second upper channel pattern and a second upper source/drain pattern, and a gate electrode on the first and second lower channel patterns and the first and second upper channel patterns. A first width in a first direction of the first lower channel pattern is greater than a second width in the first direction of the second lower channel pattern.



[[Category:H01L27/092]]
[[Category:H01L21/822]]
[[Category:H01L21/8238]]
[[Category:H01L23/528]]
[[Category:H01L29/06]]
[[Category:H01L29/417]]
[[Category:H01L29/423]]
[[Category:H01L29/66]]
[[Category:H01L29/775]]
[[Category:H01L29/786]]
[[Category:CPC_H10D84/856]]