SEMICONDUCTOR PACKAGE WITH A FAN-OUT LEVEL PACKAGE

Organization Name

Inventor(s)

SEMICONDUCTOR PACKAGE WITH A FAN-OUT LEVEL PACKAGE

This abstract first appeared for US patent application 20250140619 titled 'SEMICONDUCTOR PACKAGE WITH A FAN-OUT LEVEL PACKAGE

Original Abstract Submitted

a semiconductor package includes: a first interconnection structure; an expanded layer arranged on the first interconnection structure, the expanded layer comprising a plurality of expanded base layers; a semiconductor chip arranged in a mounting space and electrically connected to the first interconnection structure; a filling insulating layer configured to fill the mounting space; and a second interconnection structure arranged on the expanded layer and the filling insulating layer, the second interconnection structure electrically connected to the first interconnection structure through a plurality of via structures, in which a surface of a lowermost expanded base layer among the plurality of expanded base layers is positioned at a higher vertical level than a surface of the filling insulating layer, and a sink space is confined by the expanded layer and the filling insulating layer under a surface of the lowermost expanded base layer among the plurality of expanded base layers.