MULTIPLE TRANSISTOR ARCHITECTURE FOR THREE-DIMENSIONAL MEMORY ARRAYS

Organization Name

Inventor(s)

Ferdinando Bedeschi of Biassono (MB) (IT)

MULTIPLE TRANSISTOR ARCHITECTURE FOR THREE-DIMENSIONAL MEMORY ARRAYS

This abstract first appeared for US patent application 20250087266 titled 'MULTIPLE TRANSISTOR ARCHITECTURE FOR THREE-DIMENSIONAL MEMORY ARRAYS

Original Abstract Submitted

methods, systems, and devices for multiple transistor architecture for three-dimensional memory arrays are described. a memory device may include conductive pillars coupled with an access line using two transistors positioned between the conductive pillar and the access line. as part of an access operation for a memory cell coupled with the conductive pillar, the memory device may be configured to bias the access line to a first voltage and activate the two transistors using a second voltage to couple the conductive pillar with the access line. additionally, the memory device may be configured to bias a gate of a first transistor and a gate of a second transistor coupling an unselected conductive pillar with the access line to a third and fourth voltage, respectively, which may deactivate at least one of the first or second transistor during the access operation and isolate the unselected conductive pillar from the access line.