Jump to content

Category:Navneet K. Jain of Milpitas CA US

From WikiPatents

Navneet K. Jain

Navneet K. Jain from Milpitas CA US has applied for patents in technology areas such as H01L27/118, H03K19/20 with GlobalFoundries U.S. Inc..

Patents

AREA-EFFICIENT FULLY DEPLETED SEMICONDUCTOR-ON-INSULATOR STRUCTURE WITH MIXED THRESHOLD VOLTAGE TRANSISTORS (18482107)

Pages in category "Navneet K. Jain of Milpitas CA US"

This category contains only the following page.

1

18482107. AREA-EFFICIENT FULLY DEPLETED SEMICONDUCTOR-ON-INSULATOR STRUCTURE WITH MIXED THRESHOLD VOLTAGE TRANSISTORS (GlobalFoundries U.S. Inc.)

Retrieved from "https://wikipatents.org/index.php?title=Category:Navneet_K._Jain_of_Milpitas_CA_US&oldid=483870"

Cookies help us deliver our services. By using our services, you agree to our use of cookies.