Jump to content

Category:Juan G. Alzate-vinasco of Tigard OR US

From WikiPatents

Juan G. Alzate-vinasco

Juan G. Alzate-vinasco from Tigard OR US has applied for patents in technology areas such as G11C5/06, G11C11/4091, G11C11/419 with intel corporation.

Patents

CONNECTIONS OF BIT LINES AND WORD LINES IN STACKED MEMORY LAYERS TO A COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR LAYER (20250095693)

Pages in category "Juan G. Alzate-vinasco of Tigard OR US"

The following 2 pages are in this category, out of 2 total.

1

18467947. CONNECTIONS OF BIT LINES AND WORD LINES IN STACKED MEMORY LAYERS TO A COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR LAYER (Intel Corporation)

I

Intel corporation (20250095693). CONNECTIONS OF BIT LINES AND WORD LINES IN STACKED MEMORY LAYERS TO A COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR LAYER

Retrieved from "https://wikipatents.org/index.php?title=Category:Juan_G._Alzate-vinasco_of_Tigard_OR_US&oldid=344026"

Cookies help us deliver our services. By using our services, you agree to our use of cookies.