Apple inc. (20250004948). Computer Processor Architecture for Coalescing of Atomic Operations
Computer Processor Architecture for Coalescing of Atomic Operations
Organization Name
Inventor(s)
Jedd O. Haberstro of Acton MA US
Computer Processor Architecture for Coalescing of Atomic Operations
This abstract first appeared for US patent application 20250004948 titled 'Computer Processor Architecture for Coalescing of Atomic Operations
Original Abstract Submitted
techniques are disclosed relating to smashing atomic operations. in some embodiments, cache control circuitry caches data values in cache storage circuitry and receive multiple requests to atomically update a cached data value according to one or more arithmetic operations. the control circuitry may perform updates to a cached data value based on the multiple requests, in response to determining that the one or more arithmetic operations meet one or more criteria and store operation information that indicates a most-recent requested atomic arithmetic operation for the updated data value. the control circuitry may, in response to an event, flush, to a higher level in a memory hierarchy that includes the cache storage circuitry both: the updated data value and the operation information. this may advantageously smash atomic operations at the cache and reduce operations to the higher-level cache or memory (which may be the actual coherence point for atomic requests).
