DECISION FEEDBACK EQUALIZATION TAPS AND RELATED APPARATUSES AND METHODS

Abstract: decision feedback equalization (dfe) taps and related apparatuses and methods are disclosed. an apparatus includes a first electrically controllable switch, a second electrically controllable switch, and one or more delay elements. the first electrically controllable switch receives a history bit and selectively provides the history bit to gate terminals of first transistors of a dfe tap circuitry. the second electrically controllable switch receives a complementary history bit and selectively provides the complementary history bit to second gate terminals of second transistors of the dfe tap circuitry. the one or more delay elements provide one or more delayed data integration clock signals responsive to one or more data integration clock signals. a complementary delayed data integration clock signal controls switching of the first electrically controllable switch and the second electrically controllable switch.

Inventor(s): Ravish Soni

CPC Classification: H04L25/03057 ({with a recursive structure ( takes precedence)})

Search for rejections for patent application number 20250233780