Data Storage Device and Method for Read Disturb Mitigation During Low-Power Modes

Abstract: a data storage device can check data integrity on a wordline in memory each time the data storage device exits a low-power mode. frequent exits from the low-power mode result in the wordline being read many times, which can result in a read disturb problem. to mitigate this problem, in one embodiment disclosed herein, a different wordline is used to check data integrity each time of a plurality of times that the data storage device exits a low-power mode. using different wordlines for the data integrity check can reduce the likelihood of a read disturb error. other embodiments are disclosed.

Inventor(s): Pawan Kumar Negi, Meer Afroz Mohammed, Bhavadip Bipinbhai Solanki

CPC Classification: G11C29/52 (STATIC STORES (semiconductor memory devices ))

Search for rejections for patent application number 20250232829