SYSTEM AND METHOD FOR REQUIREMENTS RECOGNITION FOR SYSTEM-ON-A-CHIP VERIFICATION

Abstract: a system for analyzing documents to be used for verifying a system-on-a-chip (soc). the system includes: a parser configured to analyze a technical document associated with the soc to generate multiple text fragments; a data preparator configured to convert the multiple text fragments into a dataset for a machine learning model; and a machine learning model block configured to perform a training mode including multiple training epochs or an inference mode. in each training epoch, the machine learning model block trains the machine learning model based on the dataset such that a label is appended to each text fragment. in the inference mode, the machine learning model block makes a prediction for each text fragment based on the training result to generate the dataset with prediction values.

Inventor(s): Siarhei ZALIVAKA

CPC Classification: G06N5/046 (Forward inferencing; Production systems)

Search for rejections for patent application number 20250232196