LOW LATENCY MATRIX MULTIPLY UNIT

Abstract: methods, systems, and apparatus for a matrix multiply unit implemented as a systolic array of cells are disclosed. the matrix multiply unit may include cells arranged in columns of the systolic array. two chains of weight shift registers per column of the systolic array are in the matrix multiply unit. each weight shift register is connected to only one chain and each cell is connected to only one weight shift register. a weight matrix register per cell is configured to store a weight input received from a weight shift register. a multiply unit is coupled to the weight matrix register and configured to multiply the weight input of the weight matrix register with a vector data input in order to obtain a multiplication result.

Inventor(s): Andrew Everett Phelps, Norman Paul Jouppi

CPC Classification: G06F17/16 (Matrix or vector computation {, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization (matrix transposition )})

Search for rejections for patent application number 20250232003