PHOTONIC COUNTER CIRCUIT

Abstract: a photonic counter circuit presented herein includes a first photonic circuit coupled to a second photonic circuit. a first input of the first photonic circuit is coupled to an output of the first photonic circuit, and a second input of the first photonic circuit receives a photonic clock signal. the first photonic circuit generates a first photonic output bit signal based in part on the photonic clock signal. a first input of the second photonic gate is coupled to an output of the second photonic gate. a second input of the second photonic gate is coupled to the output of the first photonic gate and receives the first photonic output bit signal. the second photonic circuit generates a second photonic output bit signal based in part on the first photonic output bit signal.

Inventor(s): Bicky A. Marquez, Joshua S. J. Baxter

CPC Classification: G02B6/12 (of the integrated circuit kind (electric integrated circuits ))

Search for rejections for patent application number 20250231338