Latchup Detector and Clock Loss Detector

Abstract: a latchup detector includes a level shifter and a comparator. the level shifter is electrically coupled to a voltage supply rail to receive as inputs a regulator output voltage and a target supply voltage. the level shifter includes a first level-shifter circuit that lowers the regulator output voltage to a first voltage and a second level-shifter circuit that lowers the target supply voltage to a second voltage. the comparator receives as inputs the first and second voltages. the comparator produces a first output voltage when the difference between the first and second voltages is greater than or equal to a predetermined voltage difference and a second output voltage when the difference between the first and second voltages is less than the predetermined voltage difference. the first output voltage can correspond to a latchup event.

Inventor(s): Manar Ibrahim El-Chammas, Vaibhav Tripathi, Jagdish Kumar Agrawal

CPC Classification: G01R31/31727 (MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES (indicating correct tuning of resonant circuits ))

Search for rejections for patent application number 20250231234