CIRCUIT FOR GENERATING SUPPLY VOLTAGE FROM CHIP COMMUNICATION TERMINAL AND CHIP

Abstract: provided are a circuit for generating a supply voltage from a chip communication terminal and a chip. the circuit includes electronic components provided in a chip and an energy storage capacitor (cap) provided in the chip or externally attached to the chip. the electronic components include a diode, first p-channel metal-oxide-semiconductor (pmos) transistor, and voltage comparator; an anode of the diode, a drain of the first pmos transistor, and a negative input terminal of the voltage comparator are connected to a chip communication terminal; a cathode of the diode, a source and substrate of the first pmos transistor, and a positive input terminal of the voltage comparator are connected to a chip power terminal; a gate of the first pmos transistor is connected to an output terminal of the voltage comparator; and the cap includes one terminal connected to the chip power terminal, and the other terminal grounded.

Inventor(s): Xiyong Zhang

CPC Classification: H03K5/24 (the characteristic being amplitude)

Search for rejections for patent application number 20250219630