METHODS AND ARRANGEMENTS FOR A LOW NOISE AMPLIFIER

Abstract: embodiments may comprise low noise amplifier (lna) circuitry with a tunable wideband and high linearity. embodiments may increase the linearity of the lna circuitry and reduce noise. the lna circuitry may comprise an inverter having a differential input coupled with the antenna, a first cascode circuitry coupled between a differential output of the inverter and a second cascode stage circuitry, wherein the second cascode stage circuitry comprises a first n-path filter circuitry coupled with a first set of outputs of clock circuitry having a clock frequency of an incoming signal minus a delta frequency and a second n-path filter circuitry coupled with a second set of outputs of clock circuitry having a clock frequency of an incoming signal plus a delta frequency. combining the response of the two n-path filter circuitries at plus and minus delta frequency may achieve frequency selectivity and attenuate blockers.

Inventor(s): Ashoke Ravi, Sashank Krishnamurthy, Soumya Gupta, Oren Ezra Avraham, Ofir Degani

CPC Classification: H03F3/19 (AMPLIFIERS)

Search for rejections for patent application number 20250219596