APPARATUSES AND METHODS FOR ALIASING IN DEVICE LEVEL ERROR CORRECTION BASED ON MODULE LEVEL ERROR CORRECTION

Abstract: a memory module includes a number of memory devices. during a read operation the memory device reads data and parity bits. an error correction circuit of the memory device determines if there is an uncorrectable error in the data and parity bits. if there is an uncorrectable error, the error correction circuit aliases a bit within a specified subset of the data bits. the specified subset may be based on which patterns of errors are correctable by a module level error correction scheme.

Inventor(s): Wesley W. Borie, Garth N. Grubb, Dennis G. Montierth, Matthew D. Jenkinson, Sujeet Ayyapureddi, Michael Schena

CPC Classification: G06F11/1068 ({in sector programmable memories, e.g. flash disk ( takes precedence)})

Search for rejections for patent application number 20250217232