SYSTEM AND METHOD FOR DEBUGGING IN HARDWARE

Abstract: a system and method for debugging in hardware. in some embodiments, the system includes a processor, the processor including: a first memory configured to store an instruction; and a second memory configured to store a breakpoint bit, for the instruction, the processor being configured to: determine that the breakpoint bit is set, and based on determining that the breakpoint bit is set, to report an error.

Inventor(s): Da ZHANG, Tong ZHANG, Changhee JUNG, Rekha PITCHUMANI, Yang Seok KI

CPC Classification: G06F11/3648 ({using additional hardware})

Search for rejections for patent application number 20250190329