20250190220. Techniques Parallel Exe (NVIDIA)
TECHNIQUES FOR PARALLEL EXECUTION
Abstract: apparatuses, systems, and techniques to identify instructions for advanced execution. in at least one embodiment, a processor performs one or more instructions that have been identified by a compiler to be speculatively performed in parallel.
Inventor(s): Justin Wang, Dz-ching Ju
CPC Classification: G06F9/3842 ({Speculative instruction execution})
Search for rejections for patent application number 20250190220