TECHNIQUE FOR GENERATING AN OUTPUT VALUE REPRESENTING A SHIFTED INPUT VALUE

Abstract: a technique is provided for performing a computation equivalent to applying a shift to an input value to generate an output value. mask generation circuitry is used to generate an n-bit mask in dependence on a provided shift amount indication. n is a number of possible bit positions that a given bit of the input value may be located within the output value after the shift is performed. the mask generation circuitry performs n independent logical operations on bits forming the shift amount indication, each logical operation producing a mask bit value for a corresponding bit position of the n-bit mask, and the n logical operations being arranged such that, for any given shift amount indication, only one bit position in the generated n-bit mask will have its mask bit value indicating a set state. output value generation circuitry is used to apply the n-bit mask to the given bit of the input value in order to determine a corresponding location of the given bit within the output value, and to determine a location within the output value of each other bit of the input value in dependence on the corresponding location of the given bit.

Inventor(s): David Raymond LUTZ

CPC Classification: G06F7/764 (Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data)

Search for rejections for patent application number 20250190176