ELECTRONIC DEVICE HAVING A PLURALITY OF CHIPLETS

Abstract: provided is an electronic device, in which a first management module of a first chiplet generates a first request transaction for measuring a latency between the first chiplet and a second chiplet, and transmits the generated first request transaction to the second chiplet through a first interconnect module of the first chiplet, a second management module of the second chiplet generates a first response transaction corresponding to the first request transaction, and transmits the generated first response transaction to the first chiplet through a second interconnect module of the second chiplet, and the latency between the first chiplet and the second chiplet is determined based on a first time at which the first request transaction is generated in the first chiplet and a second time at which the first chiplet receives the first response transaction.

Inventor(s): Young-Jae Jin, Miock Chi

CPC Classification: G06F13/4068 (ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models ))

Search for rejections for patent application number 20250181540