IDENTIFYING WORDLINES SUSCEPTIBLE TO DEEPER ERASE CONDITIONS

Abstract: in some implementations, a controller may identify a block of a memory device that is scheduled for an erase operation. the controller may determine, using a machine learning model or a data structure, whether a wordline of the block is susceptible to a deeper erase condition before the erase operation. the data structure identifies wordlines that are susceptible to deeper erase conditions. the controller may perform a programming operation, on the wordline, to program a predetermined bit pattern on the wordline based on the wordline being susceptible to the deeper erase condition. the controller may perform the erase operation on the block after performing the programming operation.

Inventor(s): Pitamber SHUKLA, Igor ZIPER, Chris NORRIE, Srinivas YELISETTI

CPC Classification: G06F12/0246 ({in block erasable memory, e.g. flash memory})

Search for rejections for patent application number 20250181497