Programmable Digital Subchannel Processor for Radar Detector

Abstract: a radar detector employs parameterized subchannel analysis for discrimination of radar signals. specifically, the signal processing of the radar detector includes a subchannel processor for evaluating programmable sub-bands of a channel for enhanced pattern identification. the subchannel processor specifically incorporates multiple digital demultiplexing stages, producing n signal subchannels at selectable frequencies. the subchannels are decimated from the original sampling frequency to a selectable lower sample frequency, e.g. using a cascaded integrator-comb filter, and then filtered, e.g. using a finite impulse response filter. the resulting sub channels 0 to n-1 are delivered for neural network assessment. importantly, the subchannel frequencies, decimation rates and iir filter profiles may be selectively adjusted by the control circuits to emphasize relevant patterns to be extracted by the neural network from a received radar signal.

Inventor(s): Jonathan Dandrow, Robert Carson Taylor

CPC Classification: G01S7/354 (Details of non-pulse systems)

Search for rejections for patent application number 20250180696