ENCODER, DECODER, ENCODING METHOD, AND DECODING METHOD

Abstract: a decoder comprises circuitry and memory. the circuitry, using the memory, in operation, determines a number of first pixels and a number of second pixels used in a deblocking filter process, wherein the first pixels are located at an upper side of a block boundary and the second pixels are located at a lower side of the block boundary, and performs the deblocking filter process on the block boundary. the number of the first pixels and the number of the second pixels are selected from among candidates, wherein the candidates include at least 4 and m larger than 4. response to a location of the block boundary being a predetermined location, the number of the first pixels used in the deblocking filter process is limited to be 4.

Inventor(s): Ryuichi KANOH, Takahiro NISHI, Tadamasa TOMA, Kiyofumi ABE

CPC Classification: H04N19/117 (Filters, e.g. for pre-processing or post-processing (sub-band filter banks ))

Search for rejections for patent application number 20250175599