PHYSICAL LAYER CIRCUIT, WRITE LEVELING TRAINING CIRCUIT AND METHOD FOR CALIBRATING ACCESS CONTROL SIGNAL TRANSMITTED TO MEMORY DEVICE

Abstract: a physical layer (phy) circuit, a write leveling training circuit and a method for calibrating an access control signal are provided. the phy circuit includes the write leveling training circuit, a clock generator and a transmitting (tx) logic. the write leveling training circuit generates at least one phase control signal. the clock generator outputs at least one control clock according to the phase control signal. the tx logic generates the access control signal according to the control clock, wherein a phase of the access control signal is associated with the phase control signal. the memory device outputs a data signal according to a phase error between a memory clock and the access control signal, and the write leveling training circuit determines a target value of the phase control signal according to the data signal, in order to minimize the phase error between the memory clock and the access control signal.

Inventor(s): Fu-Chin Tsai, Chun-Chi Yu, Chih-Wei Chang, GERCHIH CHOU

CPC Classification: G11C8/18 (Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals)

Search for rejections for patent application number 20250174258