20250173060. Managing Namespace Map (MICRON TECHNOLOGY, .)
MANAGING NAMESPACE MAPPING IN A MEMORY SUB-SYSTEM
Abstract: a system includes a first memory device; a second memory device; and a processing device, operatively coupled with the first memory device and the second memory device, to perform operations including: determining a size of the first memory device designated for storing a plurality of address mapping data structures, wherein each address mapping data structure of the plurality of address mapping data structures is associated with a corresponding namespace of a plurality of namespaces, wherein each namespace of the plurality of namespaces is associated with a corresponding region of a second memory device; associating a first address mapping granularity level with the first memory device for storing a first address mapping data structure of the plurality of address mapping data structures; determining a remaining available space of the first memory device by excluding a first size of the first address mapping data structure from the size of the first memory device, wherein the first size is calculated based on the first address mapping granularity level; and associating, in view of the remaining available space of the first memory device and a remaining available space of the second memory device, a second address mapping granularity level with the first memory device for storing a second address mapping data structure of the plurality of address mapping data structures.
Inventor(s): Rishabh Dubey
CPC Classification: G06F3/0607 ({by facilitating the process of upgrading existing storage systems, e.g. for improving compatibility between host and storage device})
Search for rejections for patent application number 20250173060