UTILIZATION-BASED MAPPING FOR THREE DIMENSIONAL ANALOG IN-MEMORY COMPUTING

Abstract: a method for balancing utilization of tiles in an analog in-memory computing system includes identifying, by a computer processor, a plurality of tiles in the analog in-memory computing system. the computer processor receives a plurality of layers in a neural network being processed by the analog in-memory computing system. the computer processor maps the plurality of layers in the neural network to the plurality of tiles. the computer processor determines a number of operations for each of the tiles in the plurality of tiles. the computer processor determines an equalized utilization rate for the tiles in the plurality of tiles. in addition, the computer processor assigns the layers to the plurality of tiles. the tiles are assigned so that a first utilization rate of a first tile is balanced relative to a second utilization rate of a second tile in the analog in-memory computing system.

Inventor(s): Athanasios Vasilopoulos, Julian Röttger Büchel, Manuel Le Gallo-Bourdeau, Irem Boybat Kara, Abbas Rahimi, Abu Sebastian

CPC Classification: G06N3/08 (Learning methods)

Search for rejections for patent application number 20250165769