Jump to content

20250165288. Execution Schedule Partitio (NVIDIA)

From WikiPatents

EXECUTION SCHEDULE PARTITIONING for Computing Systems

Abstract: one or more embodiments of the present disclosure relate to generating a combined execution schedule based at least on inserting, in a timing bubble of a first execution schedule, a second execution schedule. in some embodiments, the second execution schedule may correspond to one or more runnables being executed in a “shadow mode,” where the outputs of the runnables do not directly affect the operations or control of the underlying system. further, the present disclosure relates to executing, by a plurality of compute engines based at least on the combined execution schedule, a first computing application corresponding to the first execution schedule and a second computing application corresponding to the second execution schedule.

Inventor(s): Albert DAVIES, Ashutosh TADKASE, Akash BELLUBBI, Suraj DAS, Alex WATERMAN, Ramesh MYLAVARAPU

CPC Classification: G06F9/4887 (Program initiating; Program switching, e.g. by interrupt)

Search for rejections for patent application number 20250165288


Cookies help us deliver our services. By using our services, you agree to our use of cookies.