SYSTEM AND METHOD FOR FAULT SEQUENCE RECORDING

Abstract: described embodiments include a fault monitoring system comprising a fault logic circuit having a fault logic input adaptable to be coupled to sensor inputs, and first and second fault logic outputs. the fault logic circuit compares a plurality of data values provided by respective sensor inputs to respective fault thresholds, and provides respective fault signals at the first fault logic output responsive to a fault event in which a respective data value exceeds its respective fault threshold. a timer has a timer input coupled to the reset output, and a timer output. a data register has a first data register input coupled to the write control output, a second data register input coupled to the timer output, and a data register output. the data register receives fault data that includes an event identifier, a timer value, and a timer expiration indicator.

Inventor(s): Abhinay Patil, Kavitha Balaramaiah, Mahadev Gopalakrishnan

CPC Classification: G01R31/3177 (MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES (indicating correct tuning of resonant circuits ))

Search for rejections for patent application number 20250164554