18511698. MULTI-LAYER CODE RATE ARCHITECTURE FOR COPYBACK BETWEEN PARTITIONS WITH DIFFERENT CODE RATES simplified abstract (Micron Technology, Inc.)

From WikiPatents
Jump to navigation Jump to search

MULTI-LAYER CODE RATE ARCHITECTURE FOR COPYBACK BETWEEN PARTITIONS WITH DIFFERENT CODE RATES

Organization Name

Micron Technology, Inc.

Inventor(s)

Mustafa N. Kaynak of San Diego CA (US)

Kishore Kumar Muchherla of Fremont CA (US)

Sivagnanam Parthasarathy of Carlsbad CA (US)

James Fitzpatrick of Laguna Niguel CA (US)

Mark A. Helm of Santa Cruz CA (US)

MULTI-LAYER CODE RATE ARCHITECTURE FOR COPYBACK BETWEEN PARTITIONS WITH DIFFERENT CODE RATES - A simplified explanation of the abstract

This abstract first appeared for US patent application 18511698 titled 'MULTI-LAYER CODE RATE ARCHITECTURE FOR COPYBACK BETWEEN PARTITIONS WITH DIFFERENT CODE RATES

Simplified Explanation

The patent application describes a multi-level error correction architecture for copying data in memory devices. Here is a simplified explanation of the abstract:

  • User data is stored in the first partition of a non-volatile memory.
  • First error correction code data is generated for the user data and stored with the user data in the first partition.
  • Second error correction code data is generated for the user data and stored outside the first partition.
  • The second error correction code data provides increased error correcting capability compatible with the first error correction code data.
  • A copyback operation is used to copy the user data and the first error correction code to a second partition of the non-volatile memory.
  • The second error correction code can be selectively used to recover portions of the user data stored in the first partition.

Potential Applications

This technology could be applied in various memory devices such as solid-state drives, flash drives, and other non-volatile memory storage systems.

Problems Solved

1. Enhanced error correction capabilities for data stored in memory devices. 2. Efficient data copying and recovery processes in memory systems.

Benefits

1. Improved data reliability and integrity. 2. Increased data storage efficiency. 3. Enhanced error correction capabilities.

Potential Commercial Applications

Optimizing Data Storage Efficiency with Multi-Level Error Correction Architecture

Unanswered Questions

How does this technology impact the overall performance of memory devices?

The article does not delve into the potential impact of this technology on the speed and efficiency of memory devices.

Are there any limitations or constraints associated with implementing this multi-level error correction architecture?

The article does not address any potential limitations or constraints that may arise when implementing this technology in memory devices.


Original Abstract Submitted

Systems, methods, and apparatus related to a multi-level error correction architecture used for copying data in memory devices. In one approach, user data is stored in the first partition of a non-volatile memory. First error correction code data is generated for the user data and stored with the user data in the first partition. Second error correction code data is generated for the user data and stored outside the first partition. The second error correction code data provides an increased error correcting capability that is compatible with the error correction algorithm used with the first error correction code data. A copyback operation is used to copy the user data and the first error correction code, but not the second error correction code, to a second partition of the non-volatile memory. The second error correction code can be selectively used if there is a need to recover portions of the user data stored in the first partition.

Retrieved from "http://wikipatents.org/index.php?title=18511698._MULTI-LAYER_CODE_RATE_ARCHITECTURE_FOR_COPYBACK_BETWEEN_PARTITIONS_WITH_DIFFERENT_CODE_RATES_simplified_abstract_(Micron_Technology,_Inc.)&oldid=38238"