17938307. APPARATUS WITH READ LEVEL MANAGEMENT AND METHODS FOR OPERATING THE SAME simplified abstract (Micron Technology, Inc.)

From WikiPatents
Jump to navigation Jump to search

APPARATUS WITH READ LEVEL MANAGEMENT AND METHODS FOR OPERATING THE SAME

Organization Name

Micron Technology, Inc.

Inventor(s)

Murong Lang of San Jose CA (US)

Tingjun Xie of Milpitas CA (US)

Fangfang Zhu of San Jose CA (US)

Zhenming Zhou of San Jose CA (US)

Jiangli Zhu of San Jose CA (US)

APPARATUS WITH READ LEVEL MANAGEMENT AND METHODS FOR OPERATING THE SAME - A simplified explanation of the abstract

This abstract first appeared for US patent application 17938307 titled 'APPARATUS WITH READ LEVEL MANAGEMENT AND METHODS FOR OPERATING THE SAME

Simplified Explanation

The patent application describes methods, apparatuses, and systems for managing deck-specific read levels in a memory array.

  • The apparatus includes a memory array with memory cells organized into two or more decks.
  • The apparatus can determine a delay between programming the decks.
  • The apparatus can adjust a base read level with an offset level based on the delay and/or the targeted read location.
  • The deck-specific read levels are derived and implemented by selectively adjusting the base read level.

Potential Applications

  • Memory management in electronic devices
  • Data storage and retrieval in computer systems
  • Improving performance and efficiency of memory arrays

Problems Solved

  • Ensuring accurate and reliable reading of data from memory cells
  • Optimizing read levels based on specific decks and targeted read locations
  • Managing delays between programming decks to minimize errors

Benefits

  • Improved data accuracy and reliability
  • Enhanced performance and efficiency of memory arrays
  • Customized read levels for different decks and read locations


Original Abstract Submitted

Methods, apparatuses and systems related to managing deck-specific read levels are described. The apparatus may include a memory array having the memory cells organized into two or more decks. The apparatus can determine a delay between programming the decks. The apparatus can derive and implement the deck-specific read levels by selectively adjusting a base read level with an offset level according to the delay and/or the targeted read location.