17834754. TIMING ADJUSTMENT FOR DATA INPUT/OUTPUT BUFFER CIRCUITS simplified abstract (Micron Technology, Inc.)

From WikiPatents
Jump to navigation Jump to search

TIMING ADJUSTMENT FOR DATA INPUT/OUTPUT BUFFER CIRCUITS

Organization Name

Micron Technology, Inc.

Inventor(s)

NORIAKI Mochida of Yokohama (JP)

TIMING ADJUSTMENT FOR DATA INPUT/OUTPUT BUFFER CIRCUITS - A simplified explanation of the abstract

This abstract first appeared for US patent application 17834754 titled 'TIMING ADJUSTMENT FOR DATA INPUT/OUTPUT BUFFER CIRCUITS

Simplified Explanation

The patent application describes apparatuses with a loopback circuit that includes a signal multiplexer and a selector. The loopback circuit is connected to multiple input signal receivers.

  • The loopback circuit takes an input signal received at one of the input receivers and provides it as a selected signal.
  • The selector, connected to the signal multiplexer, generates a loopback signal based on the selected signal and an alleviation signal that periodically transitions between two different states.

Potential Applications

  • Testing and debugging electronic devices and systems.
  • Signal integrity analysis in communication networks.
  • Verifying the functionality of input signal receivers.

Problems Solved

  • Provides a way to test and verify the functionality of input signal receivers without the need for external equipment.
  • Allows for efficient signal integrity analysis in communication networks.
  • Simplifies the testing and debugging process of electronic devices and systems.

Benefits

  • Simplifies the testing process by eliminating the need for external equipment.
  • Provides a cost-effective solution for signal integrity analysis.
  • Increases efficiency in testing and debugging electronic devices and systems.


Original Abstract Submitted

Apparatuses including a loopback circuit are disclosed. An example apparatus according to the disclosure includes a plurality of input signal receivers and a loopback circuit coupled to the plurality of input signal receivers. The loopback circuit includes a signal multiplexer and a selector. The signal multiplexer provides an input signal received at one input receiver of the plurality of input receivers as a selected signal. The selector coupled to the signal multiplexer provides a loopback signal based on the selected signal and an alleviation signal that transitions between two different states, periodically.