17822909. APPARATUSES, SYSTEMS, AND METHODS FOR MODULE LEVEL ERROR CORRECTION simplified abstract (Micron Technology, Inc.)

From WikiPatents
Jump to navigation Jump to search

APPARATUSES, SYSTEMS, AND METHODS FOR MODULE LEVEL ERROR CORRECTION

Organization Name

Micron Technology, Inc.

Inventor(s)

Sujeet Ayyapureddi of Boise ID (US)

APPARATUSES, SYSTEMS, AND METHODS FOR MODULE LEVEL ERROR CORRECTION - A simplified explanation of the abstract

This abstract first appeared for US patent application 17822909 titled 'APPARATUSES, SYSTEMS, AND METHODS FOR MODULE LEVEL ERROR CORRECTION

Simplified Explanation

The patent application describes apparatuses, systems, and methods for module level error correction in memory devices packaged together in a memory module. The module includes an error correction code (ECC) circuit that pools information from multiple memory devices on the module to detect errors in the pooled codewords.

  • Memory devices are packaged together in a memory module.
  • The module includes an ECC circuit that pools information from multiple memory devices.
  • Each memory device provides a codeword with data bits and parity bits.
  • The ECC circuit detects errors in the pooled codewords.

Potential Applications

  • Data storage systems
  • Computer memory modules
  • Embedded systems

Problems Solved

  • Error detection and correction in memory devices
  • Improving data reliability in memory modules

Benefits

  • Enhanced data integrity
  • Increased reliability in memory systems
  • Improved error correction capabilities


Original Abstract Submitted

Apparatuses, systems, and methods for module level error correction. Multiple memory devices a packaged together in a memory module. The module includes a module error correction code (ECC) circuit which pools information multiple memory devices on the module. In an example read operation, multiple memory devices each provide a codeword which includes data bits and parity bits. The codewords may include data bits provided along a data bus and parity bits provided along a parity bus. The ECC circuit pools the codewords and detects errors in the pooled codewords.