Texas instruments incorporated (20240311235). HANDLING NON-CORRECTABLE ERRORS simplified abstract

From WikiPatents
Jump to navigation Jump to search

HANDLING NON-CORRECTABLE ERRORS

Organization Name

texas instruments incorporated

Inventor(s)

David Matthew Thompson of Dallas TX (US)

Abhijeet Ashok Chachad of Plano TX (US)

HANDLING NON-CORRECTABLE ERRORS - A simplified explanation of the abstract

This abstract first appeared for US patent application 20240311235 titled 'HANDLING NON-CORRECTABLE ERRORS

The example device described in the abstract includes a first memory storing a set of data, a second memory storing a second set of data with an error correcting code (ECC) value, and a controller connected to both memories. The controller processes transactions directed to the first set of data by retrieving the second set of data, calculating the ECC value, comparing it to the stored ECC value to check for errors, determining if the error is correctable, and deciding not to access the first memory if the error is non-correctable.

  • The device has two memories, one for data storage and one for error checking.
  • The controller manages transactions and error correction processes.
  • It compares ECC values to detect errors and decides whether to access the first memory based on error correction capabilities.
  • This innovation enhances data integrity and reliability in memory operations.
  • The device ensures data accuracy and prevents errors from affecting transactions.

Potential Applications: - Data storage systems - Computer memory modules - Error detection and correction mechanisms

Problems Solved: - Ensuring data integrity - Preventing errors in memory operations

Benefits: - Improved reliability of data storage - Enhanced error detection and correction capabilities

Commercial Applications: Title: Enhanced Data Integrity System for Memory Devices This technology can be used in various industries such as: - Information technology - Data centers - Telecommunications

Prior Art: Researchers can explore prior studies on error correction codes in memory systems to understand the evolution of this technology.

Frequently Updated Research: Stay updated on advancements in error correction mechanisms in memory devices to enhance data reliability and security.

Questions about the Technology: 1. How does the device determine if an error in the second set of data is correctable? 2. What are the potential implications of using this technology in data centers for large-scale data storage operations?


Original Abstract Submitted

an example device includes a first memory that store a first set of data; a second memory that stores a second set of data that includes a stored error correcting code (ecc) value; and a controller coupled to the first memory and to the second memory. the controller operates to receive a transaction directed to the first set of data, and based on the transaction perform the following operations: retrieve the second set of data from the second memory; calculate a current ecc value based on the second set of data as retrieved from the second memory; compare the stored ecc value to the current ecc value to determine whether the second set of data includes an error; determine whether the error is correctable; and determine not to access the first memory to perform the transaction based on a determination that the second set of data includes the non-correctable error.