Micron technology, inc. (20240302999). MULTIPLE-PASS PROGRAMMING OF MEMORY CELLS USING TEMPORARY PARITY GENERATION simplified abstract

From WikiPatents
Jump to navigation Jump to search

MULTIPLE-PASS PROGRAMMING OF MEMORY CELLS USING TEMPORARY PARITY GENERATION

Organization Name

micron technology, inc.

Inventor(s)

Kishore Kumar Muchherla of Fremont CA (US)

Lakshmi Kalpana Vakati of San Jose CA (US)

Dave Scott Ebsen of Minnetonka MN (US)

Peter Feeley of Boise ID (US)

Sanjay Subbarao of Irvine CA (US)

Vivek Shivhare of Milpitas CA (US)

Jiangli Zhu of San Jose CA (US)

Fangfang Zhu of San Jose CA (US)

Akira Goda of Tokyo (JP)

MULTIPLE-PASS PROGRAMMING OF MEMORY CELLS USING TEMPORARY PARITY GENERATION - A simplified explanation of the abstract

This abstract first appeared for US patent application 20240302999 titled 'MULTIPLE-PASS PROGRAMMING OF MEMORY CELLS USING TEMPORARY PARITY GENERATION

The abstract of the patent application describes a method, system, and apparatus for managing data in memory.

  • Receiving a write command with user data directed to memory blocks.
  • Generating temporary parity data using user data portions.
  • Storing temporary parity data and user data portions in a buffer.
  • Programming blocks with two passes and invalidating user data portions after the second pass.
  • Maintaining temporary parity data in the buffer until the second pass is completed.

Potential Applications: - Data storage systems - Memory management in electronic devices - Error correction in data storage

Problems Solved: - Efficient data management in memory - Ensuring data integrity during programming processes

Benefits: - Improved data reliability - Enhanced memory performance - Simplified data management processes

Commercial Applications: Memory storage devices, data centers, electronic devices

Questions about the technology: 1. How does this method improve data reliability in memory systems? 2. What are the potential applications of this technology in the data storage industry?

Frequently Updated Research: Stay updated on advancements in memory management systems and data storage technologies.


Original Abstract Submitted

methods, systems, and apparatuses include receiving a write command including user data. the write command is directed to a portion of memory including a first and second block and a first and second user data portion are directed to the first and second block. temporary parity data is generated using the first and second user data portions. the temporary parity data and the first and second user data portions are stored in a buffer. portions of the first and second block are programmed with two programming passes. the first and second user data portions in the buffer are invalidated in response to a completion of the second programming pass of the portions of the first and second blocks. the temporary parity data is maintained in the buffer until a second programming pass of the first and second block.