Micron technology, inc. (20240194671). TRANSISTOR CONFIGURATIONS FOR MULTI-DECK MEMORY DEVICES simplified abstract

From WikiPatents
Jump to navigation Jump to search

TRANSISTOR CONFIGURATIONS FOR MULTI-DECK MEMORY DEVICES

Organization Name

micron technology, inc.

Inventor(s)

Fatma Arzum Simsek-ege of Boise ID (US)

TRANSISTOR CONFIGURATIONS FOR MULTI-DECK MEMORY DEVICES - A simplified explanation of the abstract

This abstract first appeared for US patent application 20240194671 titled 'TRANSISTOR CONFIGURATIONS FOR MULTI-DECK MEMORY DEVICES

The patent application describes methods, systems, and devices for transistor configurations in multi-deck memory devices.

  • Memory device includes a first set of transistors in a first semiconductor substrate.
  • Memory cells are arranged in a stack of decks above the first substrate.
  • A second semiconductor substrate is bonded above the stack of decks.
  • A second set of transistors is formed in the second semiconductor substrate.
  • The stack includes lower decks coupled with the first set of transistors and upper decks coupled with the second set of transistors.

Potential Applications

This technology can be applied in the development of high-density memory devices for various electronic devices such as smartphones, tablets, and computers.

Problems Solved

This innovation addresses the need for increased memory capacity and efficiency in electronic devices by providing a compact and efficient transistor configuration for multi-deck memory devices.

Benefits

The benefits of this technology include higher memory capacity, improved performance, and reduced power consumption in electronic devices.

Commercial Applications

The commercial applications of this technology include the production of advanced memory devices for consumer electronics, data storage systems, and other high-tech industries.

Questions about Transistor Configurations for Multi-Deck Memory Devices

What are the key advantages of using multi-deck memory devices in electronic devices?

Using multi-deck memory devices allows for increased memory capacity and improved performance in electronic devices.

How does the transistor configuration in multi-deck memory devices contribute to energy efficiency?

The transistor configuration in multi-deck memory devices helps reduce power consumption, leading to improved energy efficiency in electronic devices.


Original Abstract Submitted

methods, systems, and devices for transistor configurations for multi-deck memory devices are described. a memory device may include a first set of transistors formed in part by doping portions of a first semiconductor substrate of the memory device. the memory device may include a set of memory cells arranged in a stack of decks of memory cells above the first semiconductor substrate and a second semiconductor substrate bonded above the stack of decks. the memory device may include a second set of transistors formed in part by doping portions of the second semiconductor substrate. the stack of decks may include a lower set of one or more decks that is coupled with the first set of transistors and an upper set of one or more decks that is coupled with the second set of transistors.