Lg display co., ltd. (20240206258). DISPLAY PANEL simplified abstract
Contents
DISPLAY PANEL
Organization Name
Inventor(s)
DISPLAY PANEL - A simplified explanation of the abstract
This abstract first appeared for US patent application 20240206258 titled 'DISPLAY PANEL
The abstract of the patent application describes a display panel with a substrate divided into display and non-display areas, a gate driving circuit in the non-display area, gate clock lines outside the gate driving circuit area, an overcoat layer, a cathode electrode extending into the non-display area, and a load deviation compensation pattern.
- The display panel includes a substrate with distinct display and non-display areas.
- A gate driving circuit is located in the non-display area.
- Gate clock lines are positioned outside the gate driving circuit area.
- An overcoat layer covers the gate clock lines and the gate driving circuit.
- A cathode electrode extends from the display area into the non-display area.
- A load deviation compensation pattern overlaps the gate clock lines.
Potential Applications: - This technology can be used in various types of display panels, such as OLED or LCD screens. - It can be applied in electronic devices like smartphones, tablets, and televisions.
Problems Solved: - Helps in improving the performance and efficiency of display panels. - Enhances the overall quality of images displayed on the screen.
Benefits: - Increased display panel reliability and longevity. - Improved image quality and resolution. - Enhanced user experience with electronic devices.
Commercial Applications: - This technology can be utilized in the manufacturing of consumer electronics, medical devices, automotive displays, and more.
Questions about the technology: 1. How does the load deviation compensation pattern contribute to the performance of the display panel? 2. What are the specific advantages of having gate clock lines positioned outside the gate driving circuit area?
Original Abstract Submitted
a display panel according to embodiments of the disclosure may comprise a substrate in which a display area and a non-display area are divided, a gate driving circuit disposed on the substrate and disposed in a gate driving circuit area within the non-display area, a plurality of gate clock lines disposed on the substrate and disposed in a first line area positioned outside the gate driving circuit area in the non-display area, an overcoat layer disposed on the plurality of gate clock lines and the gate driving circuit, a cathode electrode disposed in the display area and extending to the non-display area, and a load deviation compensation pattern overlapping the plurality of gate clock lines.
