Intel corporation (20240160478). INCREASING PROCESSING RESOURCES IN PROCESSING CORES OF A GRAPHICS ENVIRONMENT simplified abstract

From WikiPatents
Jump to navigation Jump to search

INCREASING PROCESSING RESOURCES IN PROCESSING CORES OF A GRAPHICS ENVIRONMENT

Organization Name

intel corporation

Inventor(s)

Jiasheng Chen of El Dorado Hills CA (US)

Chunhui Mei of San Diego CA (US)

Ben J. Ashbaugh of Folsom CA (US)

Naveen Matam of Folsom CA (US)

Joydeep Ray of Folsom CA (US)

Timothy Bauer of Hillsboro OR (US)

Guei-Yuan Lueh of San Jose CA (US)

Vasanth Ranganathan of El Dorado Hills CA (US)

Prashant Chaudhari of Folsom CA (US)

Vikranth Vemulapalli of Folsom CA (US)

Nishanth Reddy Pendluru of Folsom CA (US)

Piotr Reiter of Gdansk (PL)

Jain Philip of Bangalore (IN)

Marek Rudniewski of Gdansk (PL)

Christopher Spencer of Chuluota FL (US)

Parth Damani of Folsom CA (US)

Prathamesh Raghunath Shinde of Folsom CA (US)

John Wiegert of Aloha OR (US)

Fataneh Ghodrat of Hudson MA (US)

INCREASING PROCESSING RESOURCES IN PROCESSING CORES OF A GRAPHICS ENVIRONMENT - A simplified explanation of the abstract

This abstract first appeared for US patent application 20240160478 titled 'INCREASING PROCESSING RESOURCES IN PROCESSING CORES OF A GRAPHICS ENVIRONMENT

Simplified Explanation

The abstract describes an apparatus designed to increase processing resources in graphics cores, including processing resources, message arbiter-processing resource routers, local shared cache sequencers, and instruction caches.

  • The apparatus includes multiple processing resources to execute execution threads efficiently.
  • It also features message arbiter-processing resource routers to arbitrate routing of thread control messages between processing resources.
  • Local shared cache sequencers provide an interface between processing cores and processing resources.
  • Instruction caches store instructions of execution threads and interface with processing resources.

Potential Applications

This technology could be applied in graphics processing units (GPUs), gaming consoles, virtual reality systems, and high-performance computing environments.

Problems Solved

This innovation addresses the challenge of efficiently managing and increasing processing resources in graphics cores to enhance performance and speed of execution threads.

Benefits

The benefits of this technology include improved processing efficiency, faster execution of tasks, enhanced graphics rendering capabilities, and overall performance optimization in graphics environments.

Potential Commercial Applications

A potential commercial application for this technology could be in the development of advanced graphics cards for gaming, professional video editing, and scientific simulations.

Possible Prior Art

One possible prior art for this technology could be the use of multi-core processors in computing systems to increase processing power and efficiency.

Unanswered Questions

1. How does this apparatus compare to existing technologies in terms of processing speed and efficiency? 2. What impact could this innovation have on the cost of graphics processing units and related hardware?


Original Abstract Submitted

an apparatus to facilitate increasing processing resources in processing cores of a graphics environment is disclosed. the apparatus includes a plurality of processing resources to execute one or more execution threads; a plurality of message arbiter-processing resource (ma-pr) routers, wherein a respective ma-pr router of the plurality of ma-pr routers corresponds to a pair of processing resources of the plurality of processing resources and is to arbitrate routing of a thread control message from a message arbiter between the pair of processing resources; a plurality of local shared cache (lsc) sequencers to provide an interface between at least one lsc of the processing core and the plurality of processing resources; and a plurality of instruction caches (ics) to store instructions of the one or more execution threads, wherein a respective ic of the plurality of ics interfaces with a portion of the plurality of processing resources.