Intel Corporation patent applications published on October 17th, 2024
Jump to navigation
Jump to search
Contents
- 1 Patent applications for Intel Corporation on October 17th, 2024
- 1.1 MULTI-MODAL CONTEXT BASED VEHICLE THEFT PREVENTION (18670191)
- 1.2 MULTI-LAYER SILICON PHOTONICS APPARATUS (18750754)
- 1.3 OPTICAL FIBER MOUNTS FOR PRINTED CIRCUIT BOARDS AND INTEGRATED CIRCUIT DEVICE PACKAGES (18133353)
- 1.4 SYSTEM, APPARATUS, AND METHOD OF LINK TRAINING OVER A REDRIVER-BASED OPTICAL INTERCONNECT (18757571)
- 1.5 FLEXIBLE AND MODULAR TOP AND BOTTOM SIDE PROCESSOR UNIT MODULE COOLING (18755226)
- 1.6 Floating-Point Dynamic Range Expansion (18754921)
- 1.7 PROCESSING PIPELINE WITH ZERO LOOP OVERHEAD (18647891)
- 1.8 SYSTEM, APPARATUS AND METHOD FOR FINE-GRAIN ADDRESS SPACE SELECTION IN A PROCESSOR (18751604)
- 1.9 TECHNIQUES FOR VIRTUAL MACHINE TRANSFER AND RESOURCE MANAGEMENT (18643932)
- 1.10 DYNAMICALLY INSERT TIMING AND VOLTAGE OFFSET CONTROL (VOC) OFFSETS IN INPUT/OUTPUT (IO) DURING FUNCTIONAL TRAFFIC (18754699)
- 1.11 Multi-tile Memory Management for Detecting Cross Tile Access Providing Multi-Tile Inference Scaling and Providing Page Migration (18626775)
- 1.12 APPARATUS, METHOD AND COMPUTER PROGRAM FOR ACCESSING AN APPLICATION SOFTWARE BY A PLURALITY OF USERS (18571787)
- 1.13 APPARATUS AND METHOD FOR QUANTUM COMPUTING PERFORMANCE SIMULATION (18753269)
- 1.14 METHOD AND APPARATUS FOR FUSING LAYERS OF DIFFERENT MODELS (18575139)
- 1.15 APPARATUS AND METHOD INCLUDING SCALABLE REPRESENTATIONS OF ARBITRARY QUANTUM COMPUTING ROTATIONS (18091202)
- 1.16 MEASURING OBJECT PECULIARITY IN DISTRIBUTED ENVIRONMENTS (18750388)
- 1.17 PROCEDURAL VIDEO ASSESSMENT (18574935)
- 1.18 Optimized Display Image Rendering (18736208)
- 1.19 INTEGRATED CIRCUITS WITH RECESSED GATE ELECTRODES (18757060)
- 1.20 METHODS AND APPARATUS TO REDUCE DELAMINATION IN HYBRID CORES (18756679)
- 1.21 PITCH TRANSLATION ARCHITECTURE FOR SEMICONDUCTOR PACKAGE INCLUDING EMBEDDED INTERCONNECT BRIDGE (18750571)
- 1.22 CONTACT OVER ACTIVE GATE STRUCTURES WITH ETCH STOP LAYERS FOR ADVANCED INTEGRATED CIRCUIT STRUCTURE FABRICATION (18753766)
- 1.23 STACKED DIE NETWORK INTERFACE CONTROLLER CIRCUITRY (18757034)
- 1.24 INTEGRATED CIRCUIT STRUCTURES HAVING CUT METAL GATES (18752147)
- 1.25 METHODS AND APPARATUS TO REDUCE STRESS IN INTEGRATED CIRCUIT PACKAGES (18755306)
- 1.26 Cavity Spacer for Nanowire Transistors (18410681)
- 1.27 CONTACT RESISTANCE REDUCTION IN TRANSISTOR DEVICES WITH METALLIZATION ON BOTH SIDES (18757013)
- 1.28 SELF-ALIGNED GATE ENDCAP (SAGE) ARCHITECTURES WITH IMPROVED CAP (18755189)
- 1.29 MAGNETIC CONNECTOR WITH ASYMMETRIC ATTACH/DETACH MECHANISM (18740164)
- 1.30 DUAL FEEDBACK CONTINUOUS TIME LINEAR EQUALIZER (18301280)
- 1.31 MULTI-HOST ISOLATION IN A SHARED NETWORKING PIPELINE (18757825)
- 1.32 TELEMETRY RESTRICTION MECHANISM (18756763)
- 1.33 Hardware-based Zero Trust Network Access Agent for Improved Security (18752420)
- 1.34 ADAPTIVE GOP SIZE SELECTION (18753360)
- 1.35 POINT CLOUD CODING STANDARD CONFORMANCE DEFINITION IN COMPUTING ENVIRONMENTS (18677514)
- 1.36 ENHANCED COLLABORATION BETWEEN USER EQUPIMENT AND NETWORK TO FACILITATE MACHINE LEARNING (18552641)
- 1.37 DCI ENHANCEMENTS FOR SOFT RESOURCE AVAILABILITY INDICATION (18580201)
Patent applications for Intel Corporation on October 17th, 2024
MULTI-MODAL CONTEXT BASED VEHICLE THEFT PREVENTION (18670191)
Main Inventor
Tamir D. Munafo
MULTI-LAYER SILICON PHOTONICS APPARATUS (18750754)
Main Inventor
Hari Mahalingam
OPTICAL FIBER MOUNTS FOR PRINTED CIRCUIT BOARDS AND INTEGRATED CIRCUIT DEVICE PACKAGES (18133353)
Main Inventor
Benjamin Duong
SYSTEM, APPARATUS, AND METHOD OF LINK TRAINING OVER A REDRIVER-BASED OPTICAL INTERCONNECT (18757571)
Main Inventor
Debendra Das Sharma
FLEXIBLE AND MODULAR TOP AND BOTTOM SIDE PROCESSOR UNIT MODULE COOLING (18755226)
Main Inventor
Andres Ramirez Macias
Floating-Point Dynamic Range Expansion (18754921)
Main Inventor
Bogdan Mihai Pasca
PROCESSING PIPELINE WITH ZERO LOOP OVERHEAD (18647891)
Main Inventor
Kameran Azadet
SYSTEM, APPARATUS AND METHOD FOR FINE-GRAIN ADDRESS SPACE SELECTION IN A PROCESSOR (18751604)
Main Inventor
UTKARSH Y. KAKAIYA
TECHNIQUES FOR VIRTUAL MACHINE TRANSFER AND RESOURCE MANAGEMENT (18643932)
Main Inventor
SANJAY KUMAR
DYNAMICALLY INSERT TIMING AND VOLTAGE OFFSET CONTROL (VOC) OFFSETS IN INPUT/OUTPUT (IO) DURING FUNCTIONAL TRAFFIC (18754699)
Main Inventor
Diyanesh Babu CHINNAKKONDA VIDYAPOORNACHARY
Multi-tile Memory Management for Detecting Cross Tile Access Providing Multi-Tile Inference Scaling and Providing Page Migration (18626775)
Main Inventor
Lakshminarayanan Striramassarma
APPARATUS, METHOD AND COMPUTER PROGRAM FOR ACCESSING AN APPLICATION SOFTWARE BY A PLURALITY OF USERS (18571787)
Main Inventor
Juguang ZHENG
APPARATUS AND METHOD FOR QUANTUM COMPUTING PERFORMANCE SIMULATION (18753269)
Main Inventor
Anne MATSUURA
METHOD AND APPARATUS FOR FUSING LAYERS OF DIFFERENT MODELS (18575139)
Main Inventor
Guangming CHEN
APPARATUS AND METHOD INCLUDING SCALABLE REPRESENTATIONS OF ARBITRARY QUANTUM COMPUTING ROTATIONS (18091202)
Main Inventor
XIANG ZOU
MEASURING OBJECT PECULIARITY IN DISTRIBUTED ENVIRONMENTS (18750388)
Main Inventor
Priyanka Mudgal
PROCEDURAL VIDEO ASSESSMENT (18574935)
Main Inventor
Ping GUO
Optimized Display Image Rendering (18736208)
Main Inventor
Atsuo Kuwahara
INTEGRATED CIRCUITS WITH RECESSED GATE ELECTRODES (18757060)
Main Inventor
Srijit MUKHERJEE
METHODS AND APPARATUS TO REDUCE DELAMINATION IN HYBRID CORES (18756679)
Main Inventor
Jeremy Ecton
PITCH TRANSLATION ARCHITECTURE FOR SEMICONDUCTOR PACKAGE INCLUDING EMBEDDED INTERCONNECT BRIDGE (18750571)
Main Inventor
Andrew COLLINS
CONTACT OVER ACTIVE GATE STRUCTURES WITH ETCH STOP LAYERS FOR ADVANCED INTEGRATED CIRCUIT STRUCTURE FABRICATION (18753766)
Main Inventor
Atul MADHAVAN
STACKED DIE NETWORK INTERFACE CONTROLLER CIRCUITRY (18757034)
Main Inventor
Naveed Zaman
INTEGRATED CIRCUIT STRUCTURES HAVING CUT METAL GATES (18752147)
Main Inventor
Tahir GHANI
METHODS AND APPARATUS TO REDUCE STRESS IN INTEGRATED CIRCUIT PACKAGES (18755306)
Main Inventor
Bhaskar Jyoti Krishnatreya
Cavity Spacer for Nanowire Transistors (18410681)
Main Inventor
William HSU
CONTACT RESISTANCE REDUCTION IN TRANSISTOR DEVICES WITH METALLIZATION ON BOTH SIDES (18757013)
Main Inventor
Koustav GANGULY
SELF-ALIGNED GATE ENDCAP (SAGE) ARCHITECTURES WITH IMPROVED CAP (18755189)
Main Inventor
Christine RADLINGER
MAGNETIC CONNECTOR WITH ASYMMETRIC ATTACH/DETACH MECHANISM (18740164)
Main Inventor
Samarth Alva
DUAL FEEDBACK CONTINUOUS TIME LINEAR EQUALIZER (18301280)
Main Inventor
Saurabh ANMADWAR
MULTI-HOST ISOLATION IN A SHARED NETWORKING PIPELINE (18757825)
Main Inventor
Yotam Nizri
TELEMETRY RESTRICTION MECHANISM (18756763)
Main Inventor
Luis Kida
Hardware-based Zero Trust Network Access Agent for Improved Security (18752420)
Main Inventor
Omer Ben-Shalom
ADAPTIVE GOP SIZE SELECTION (18753360)
Main Inventor
Sebastian Possos
POINT CLOUD CODING STANDARD CONFORMANCE DEFINITION IN COMPUTING ENVIRONMENTS (18677514)
Main Inventor
Jill Boyce
ENHANCED COLLABORATION BETWEEN USER EQUPIMENT AND NETWORK TO FACILITATE MACHINE LEARNING (18552641)
Main Inventor
Ziyi LI
DCI ENHANCEMENTS FOR SOFT RESOURCE AVAILABILITY INDICATION (18580201)
Main Inventor
Lili Wei
