Boe technology group co., ltd. (20240212772). Shift Register and Driving Method Therefor, Gate Driving Circuit, and Display Device simplified abstract

From WikiPatents
Jump to navigation Jump to search

Shift Register and Driving Method Therefor, Gate Driving Circuit, and Display Device

Organization Name

boe technology group co., ltd.

Inventor(s)

Wei Yan of Beijing (CN)

Zhen Wang of Beijing (CN)

Wenwen Qin of Beijing (CN)

Han Zhang of Beijing (CN)

Deshuai Wang of Beijing (CN)

Jian Zhang of Beijing (CN)

Yue Shan of Beijing (CN)

Xiaoyan Yang of Beijing (CN)

Yadong Zhang of Beijing (CN)

Jian Sun of Beijing (CN)

Shift Register and Driving Method Therefor, Gate Driving Circuit, and Display Device - A simplified explanation of the abstract

This abstract first appeared for US patent application 20240212772 titled 'Shift Register and Driving Method Therefor, Gate Driving Circuit, and Display Device

The abstract describes a shift register and a driving method for it, a gate driving circuit, and a display device. The shift register includes various sub-circuits for controlling signals and power supply terminals to enable proper operation.

  • Pull-up control sub-circuit provides signals to a pull-up control node based on input and output terminals.
  • Pull-down control sub-circuit supplies signals to a pull-down node under the control of the pull-up control node and other terminals.
  • Output sub-circuit delivers clock signals to output terminals for further processing.

Potential Applications: - This technology can be used in various display devices such as LCDs, OLEDs, and LED screens. - It can also be applied in gate driving circuits for controlling the operation of transistors in electronic devices.

Problems Solved: - Efficient signal control within a shift register. - Proper power supply management for stable operation. - Accurate clock signal distribution for synchronized performance.

Benefits: - Improved display quality and performance. - Enhanced energy efficiency in electronic devices. - Simplified circuit design for easier integration.

Commercial Applications: Title: Advanced Shift Register Technology for Display Devices This technology can be utilized in the manufacturing of smartphones, tablets, TVs, monitors, and other electronic devices with display screens. It can improve the overall performance and energy efficiency of these devices, leading to a better user experience and potentially reducing production costs.

Prior Art: Readers interested in exploring prior art related to this technology can start by researching patents and publications in the field of shift registers, gate driving circuits, and display device technologies.

Frequently Updated Research: Researchers in the field of semiconductor devices and display technologies may be conducting studies on optimizing shift register designs for improved performance and energy efficiency. Stay updated on the latest advancements in this area for potential future applications.

Questions about Shift Register Technology: 1. How does this shift register technology improve the performance of display devices? - This technology enhances signal control, power management, and clock signal distribution within the shift register, leading to better display quality and energy efficiency.

2. What are the key features that set this shift register apart from traditional designs? - The pull-up and pull-down control sub-circuits, along with the output sub-circuit, enable precise signal handling and power supply management, resulting in optimized performance in display devices.


Original Abstract Submitted

a shift register and a driving method therefor, a gate driving circuit and a display device are provided, wherein the shift register includes a pull-up control sub-circuit configured to provide a signal of a first signal terminal or a second signal terminal to a pull-up control node under control of a first input terminal and a second output terminal; the pull-down control sub-circuit is configured to provide a signal of a first power supply terminal or a second power supply terminal to a pull-down node under control of the pull-up control node, the first signal terminal, the second signal terminal, a first clock signal terminal and a second clock signal terminal; the output sub-circuit is configured to supply a signal of a third clock signal terminal to a first output terminal and a signal of a fourth clock signal terminal to the second output terminal.