18581261. HARDWARE EFFICIENT ROUNDING simplified abstract (Imagination Technologies Limited)

From WikiPatents
Jump to navigation Jump to search

HARDWARE EFFICIENT ROUNDING

Organization Name

Imagination Technologies Limited

Inventor(s)

Rostam King of Hertfordshire (GB)

Simon Fenney of St. Albans (GB)

HARDWARE EFFICIENT ROUNDING - A simplified explanation of the abstract

This abstract first appeared for US patent application 18581261 titled 'HARDWARE EFFICIENT ROUNDING

Simplified Explanation:

This patent application describes a binary logic circuit and method for rounding an unsigned normalized n-bit binary number to an m-bit binary number. The process involves determining a correction value and a pre-truncation value based on the input number, shifting the input number to obtain the correction value, and using a rounding value to determine the pre-truncation value. The final rounded m-bit number is obtained by truncating the least significant bits of the pre-truncation value.

  • Key Features and Innovation:
   - Rounding of unsigned normalized n-bit binary numbers to m-bit binary numbers.
   - Determination of correction value and pre-truncation value based on input number.
   - Use of shifting and rounding values to calculate the pre-truncation value.
   - Truncation of least significant bits to obtain the final rounded m-bit number.

Potential Applications: This technology can be applied in digital signal processing, image processing, data compression, and various other fields where precise rounding of binary numbers is required.

Problems Solved: - Accurate rounding of unsigned normalized n-bit binary numbers to m-bit binary numbers. - Efficient handling of rounding operations in binary logic circuits.

Benefits: - Improved accuracy in rounding binary numbers. - Enhanced efficiency in digital processing tasks. - Simplified implementation of rounding algorithms in hardware.

Commercial Applications: Title: "Binary Rounding Logic Circuit for Precision Number Handling" This technology can be utilized in semiconductor manufacturing, consumer electronics, telecommunications, and any industry that relies on digital data processing for improved accuracy and efficiency.

Prior Art: Readers interested in exploring prior art related to this technology can start by researching binary rounding algorithms, digital signal processing techniques, and hardware implementations of rounding operations in binary systems.

Frequently Updated Research: Stay updated on advancements in binary arithmetic, digital logic design, and signal processing algorithms to enhance the performance and efficiency of rounding operations in binary systems.

Questions about Binary Rounding Logic Circuit: 1. How does this technology improve the accuracy of rounding operations in binary systems? 2. What are the potential applications of this binary rounding logic circuit in real-world scenarios?


Original Abstract Submitted

A binary logic circuit and method for rounding an unsigned normalised n-bit binary number to an m-bit binary number. A correction value of length of n bits and a pre-truncation value of length of n bits are determined. The correction value is determined by shifting the n-bit number by m bits. The pre-truncation value is determined based on at least the n-bit number, the correction value, a value for the most significant bit (MSB) of the n-bit number, and a rounding value having a ‘1’ at the n−mbit position and a ‘0’ at all other bits. The rounded m-bit number is then obtained by truncating the n−m least significant bits (LSB) of the pre-truncation value.

Retrieved from "http://wikipatents.org/index.php?title=18581261._HARDWARE_EFFICIENT_ROUNDING_simplified_abstract_(Imagination_Technologies_Limited)&oldid=244245"