18526456. BUS-OFF ATTACK PREVENTION CIRCUIT simplified abstract (Intel Corporation)

From WikiPatents
Jump to navigation Jump to search

BUS-OFF ATTACK PREVENTION CIRCUIT

Organization Name

Intel Corporation

Inventor(s)

Marcio Rogerio Juliato of Portland OR (US)

Shabbir Ahmed of Beaverton OR (US)

Santosh Ghosh of Hillsboro OR (US)

Christopher Gutierrez of Hillsboro OR (US)

Manoj R. Sastry of Portland OR (US)

BUS-OFF ATTACK PREVENTION CIRCUIT - A simplified explanation of the abstract

This abstract first appeared for US patent application 18526456 titled 'BUS-OFF ATTACK PREVENTION CIRCUIT

Simplified Explanation

The abstract describes a system and method for bus-off attack detection and prevention in electronic devices. The device includes circuitry that detects transmitted messages, identifies bit mismatches, suspends further transmissions for analysis, determines if the mismatch is due to a fault or an active attack, and signals the protected node accordingly.

  • Detect transmitted messages from a protected node to the bus
  • Identify bit mismatches in the transmitted message on the bus
  • Suspend further transmissions from the protected node for analysis
  • Determine if the bit mismatch is a bus fault or an active attack
  • Signal the protected node about the occurrence of a fault

Potential Applications

This technology can be applied in various industries where secure communication over a bus network is essential, such as automotive, industrial control systems, and IoT devices.

Problems Solved

1. Detection and prevention of bus-off attacks on electronic devices. 2. Ensuring the integrity and security of data transmitted over a bus network.

Benefits

1. Enhanced security for electronic devices connected to a bus network. 2. Early detection of potential bus faults or active attacks. 3. Prevention of unauthorized access to sensitive data.

Potential Commercial Applications

Securing communication in automotive systems with CAN bus networks.

Possible Prior Art

Prior art may include existing systems for detecting bus faults or attacks in electronic devices, such as intrusion detection systems for network security.

Unanswered Questions

How does the device differentiate between a bus fault and an active attack?

The device likely uses algorithms or predefined criteria to analyze the nature of the bit mismatch and determine if it is a result of a bus fault or an intentional attack.

What measures are in place to prevent false positives in detecting bus-off attacks?

The system may incorporate validation mechanisms or multiple layers of analysis to reduce the likelihood of false alarms in identifying bus-off attacks.


Original Abstract Submitted

Various systems and methods for bus-off attack detection are described herein. An electronic device for bus-off attack detection and prevention includes bus-off prevention circuitry coupled to a protected node on a bus, the bus-off prevention circuitry to: detect a transmitted message from the protected node to the bus; detect a bit mismatch of the transmitted message on the bus; suspend further transmissions from the protected node while the bus is analyzed; determine whether the bit mismatch represents a bus fault or an active attack against the protected node; and signal the protected node indicating whether a fault has occurred.