18496693. APPARATUS, MEMORY CONTROLLER, MEMORY DEVICE, MEMORY SYSTEM, AND METHOD FOR CLOCK SWITCHING AND LOW POWER CONSUMPTION simplified abstract (Samsung Electronics Co., Ltd.)

From WikiPatents
Jump to navigation Jump to search

APPARATUS, MEMORY CONTROLLER, MEMORY DEVICE, MEMORY SYSTEM, AND METHOD FOR CLOCK SWITCHING AND LOW POWER CONSUMPTION

Organization Name

Samsung Electronics Co., Ltd.

Inventor(s)

Hyungjin Kim of Seoul (KR)

Jungsik Park of Suwon-si (KR)

Soongmann Shin of Hwaseong-si (KR)

APPARATUS, MEMORY CONTROLLER, MEMORY DEVICE, MEMORY SYSTEM, AND METHOD FOR CLOCK SWITCHING AND LOW POWER CONSUMPTION - A simplified explanation of the abstract

This abstract first appeared for US patent application 18496693 titled 'APPARATUS, MEMORY CONTROLLER, MEMORY DEVICE, MEMORY SYSTEM, AND METHOD FOR CLOCK SWITCHING AND LOW POWER CONSUMPTION

Simplified Explanation

The patent application describes a method for reducing power consumption in a memory device by dynamically switching the frequency of clock signals based on the operation status of the memory device.

  • Memory controller changes the frequency of clock signal when memory device performs an internal operation.
  • Frequency of clock signal is switched to a low frequency when memory device is busy, indicated by a status signal.
  • Frequency of clock signal is switched to a high frequency when memory device is ready, indicated by the status signal.

Potential Applications

  • Mobile devices
  • IoT devices
  • Embedded systems

Problems Solved

  • High power consumption in memory devices
  • Efficient use of power in memory operations

Benefits

  • Reduced power consumption
  • Improved energy efficiency
  • Extended battery life for portable devices


Original Abstract Submitted

In an apparatus, a memory controller, a memory device, and a method for switching frequencies of clock signals to reduce power consumption, when the memory device performs an internal operation according to a command of the memory controller, a frequency of a clock signal of the memory controller is changed. The memory controller switches the frequency of the clock signal to a low frequency according to assertion of a status signal that indicates a busy operation status of the memory device according to the command, and switches the frequency of the clock signal to a high frequency according to de-assertion of the status signal that indicates a ready operation status of the memory device.