18389625. INTEGRATED CIRCUIT DEVICE STRUCTURES AND DOUBLE-SIDED ELECTRICAL TESTING simplified abstract (Intel Corporation)

INTEGRATED CIRCUIT DEVICE STRUCTURES AND DOUBLE-SIDED ELECTRICAL TESTING

Organization Name

Intel Corporation

Inventor(s)

Valluri R. Rao of Saratoga CA (US)

Patrick Morrow of Portland OR (US)

Rishabh Mehandru of Portland OR (US)

Doug Ingerly of Portland OR (US)

Kimin Jun of Portland OR (US)

Kevin O'brien of Portland OR (US)

Paul Fischer of Portland OR (US)

Szuya S. Liao of Portland OR (US)

Bruce Block of Portland OR (US)

INTEGRATED CIRCUIT DEVICE STRUCTURES AND DOUBLE-SIDED ELECTRICAL TESTING - A simplified explanation of the abstract

This abstract first appeared for US patent application 18389625 titled 'INTEGRATED CIRCUIT DEVICE STRUCTURES AND DOUBLE-SIDED ELECTRICAL TESTING

Simplified Explanation: This patent application describes integrated circuit cell architectures that involve processing on both the front and back sides of a substrate. This includes various steps such as back-side implant, semiconductor deposition, dielectric deposition, metallization, film patterning, and wafer-level layer transfer.

Key Features and Innovation:

• Integration of front-side and back-side processing in integrated circuit cell architectures.
• Building host-donor substrate assemblies to support and protect front-side structures during back-side processing.
• Modification and interconnection of front-side devices, such as FETs, during back-side processing.
• Integration of back-side devices, like FETs, with front-side devices to enhance device functionality, performance, or density.

Potential Applications: The technology can be applied in the semiconductor industry for the development of advanced integrated circuits with improved functionality and performance.

Problems Solved: This innovation addresses the challenge of efficiently processing both the front and back sides of a substrate in integrated circuit fabrication.

Benefits:

• Enhanced device functionality and performance.
• Increased device density.
• Streamlined integrated circuit fabrication processes.

Commercial Applications: Potential commercial applications include the production of high-performance integrated circuits for various electronic devices, leading to improved functionality and efficiency in the semiconductor industry.

Prior Art: Readers can explore prior research on double-side processing in semiconductor fabrication and integrated circuit design to understand the evolution of this technology.

Frequently Updated Research: Stay updated on advancements in double-side processing techniques and integrated circuit design to leverage the latest innovations in the semiconductor industry.

Questions about Integrated Circuit Cell Architectures: 1. How does the integration of front-side and back-side processing benefit the fabrication of integrated circuits? 2. What are the potential challenges associated with modifying front-side devices during back-side processing?

Original Abstract Submitted

Integrated circuit cell architectures including both front-side and back-side structures. One or more of back-side implant, semiconductor deposition, dielectric deposition, metallization, film patterning, and wafer-level layer transfer is integrated with front-side processing. Such double-side processing may entail revealing a back side of structures fabricated from the front-side of a substrate. Host-donor substrate assemblies may be built-up to support and protect front-side structures during back-side processing. Front-side devices, such as FETs, may be modified and/or interconnected during back-side processing. Electrical test may be performed from front and back sides of a workpiece. Back-side devices, such as FETs, may be integrated with front-side devices to expand device functionality, improve performance, or increase device density.